Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Oil & Gas Jobs |
Banking Jobs |
Construction Jobs |
Top Management Jobs |
IT - Software Jobs |
Medical Healthcare Jobs |
Purchase / Logistics Jobs |
Sales |
Ajax Jobs |
Designing Jobs |
ASP .NET Jobs |
Java Jobs |
MySQL Jobs |
Sap hr Jobs |
Software Testing Jobs |
Html Jobs |
Job Location | Bangalore |
Education | Not Mentioned |
Salary | Not Disclosed |
Industry | IT - Software |
Functional Area | General / Other Software |
EmploymentType | Full-time |
Job ID: JR*******Job Category: EngineeringPrimary Location: Bangalore, KA IN Other Locations: Job Type: Experienced Hire Product Development EngineerJob DescriptionResponsible for ensuring the testability and manufacturability of integrated circuits from the component feasibility stage through production ramp. Make significant contributions to design, development and validation of testability circuits. Evaluation, development and debug of complex test methods. Develops and debugs complex software programs to convert design validation vectors and drive complex test equipment. Creates and tests validation and production test hardware solutions. Tests, validates, modifies and redesigns circuits to guarantee component margin to specification. Analyzes and evaluates component specification versus performance to ensure optimal match of component requirements with production equipment capability with specific emphasis on yield analysis and bin split capability. Analyzes early customer returns with emphasis on driving test hole closure activities. Creates and applies concepts for optimizing component production relative to both quality and cost constraints. Autonomously plans and schedules own daily tasks, develops solutions to problems utilizing formal education and judgment. Qualifications In this position, you will be responsible for Test vector/content implementation and validation of various DFT features such as Scan, MBIST, JTAG, BScan, etc. for Intels leading edge SoC designs. MBIST/Array testing will be majority of the work. Working with pre-Si design/DFT teams to provide feedback and ensuring vectors are meeting ATE requirements Stabilizing vectors/content from Si bring up to volume production, meet DPM requirements and test cost requirements on ATE. Delivering best in class product impacting Intels bottom line. Proven Experience in Design for Test/Debug logic design/implementation of Large SOCs Expertise in Scan, ATPG, at-speed test, memory test, algorithms, Boundary scan & JTAG. Good experience in micro-architecture, RTL coding, system Verilog, test bench development Knowledge of other ad-hoc DFT tests, on chip inter connect buses Experience with Synopsys and/or mentor tools and basic understanding of the SoC development flow is must Expertise in Si debug, shmoo analysis, statistical analysis to meet DPM and Test Cost targets. Knowledge of scripting in Perl, shell, Python. Qualification: Candidate should possess a Bachelors or Masters degree in Computer/ Electrical/Electronic Engineering with about 4-8 years of experience. Strong knowledge of DFT architecture, design, methodologies and tools - Scan, MBIST, Analog DFT, JTAG, etc. Good understanding of Test Engineering & tester debug is desirable. Hands on design/validation experience with strong/proven debug skills. A very good team player with good interpersonal, planning and excellent communication skills.Inside this Business GroupThe Infrastructure and Platform Solutions Group (IPSG) builds the silicon and platform infrastructure for Intels silicon design teams. IPSG is comprised of a reusable pool of infrastructure IP blocks, design enabling services such as tools and automation, and a best-in-class post silicon ecosystem that ramps quickly to high volume manufacturing and validation. Our primary mission is to protect Intels brand by providing the infrastructure necessary to enable all of Intels products to hit the market on a dependable and predictable cadence.Legal Disclaimer:Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at www.jobs.intel.com and not fall prey to unscrupulous elements.INExperienced HireJR*******BangaloreInfrastructure and Platform Solutions Group, Job ID: JR0189123Job Category: EngineeringPrimary Location: Bangalore, KA IN Other Locations: Job Type: Experienced Hire Product Development EngineerJob DescriptionResponsible for ensuring the testability and manufacturability of integrated circuits from the component feasibility stage through production ramp. Make significant contributions to design, development and validation of testability circuits. Evaluation, development and debug of complex test methods. Develops and debugs complex software programs to convert design validation vectors and drive complex test equipment. Creates and tests validation and production test hardware solutions. Tests, validates, modifies and redesigns circuits to guarantee component margin to specification. Analyzes and evaluates component specification versus performance to ensure optimal match of component requirements with production equipment capability with specific emphasis on yield analysis and bin split capability. Analyzes early customer returns with emphasis on driving test hole closure activities. Creates and applies concepts for optimizing component production relative to both quality and cost constraints. Autonomously plans and schedules own daily tasks, develops solutions to problems utilizing formal education and judgment. Qualifications In this position, you will be responsible for Test vector/content implementation and validation of various DFT features such as Scan, MBIST, JTAG, BScan, etc. for Intels leading edge SoC designs. MBIST/Array testing will be majority of the work. Working with pre-Si design/DFT teams to provide feedback and ensuring vectors are meeting ATE requirements Stabilizing vectors/content from Si bring up to volume production, meet DPM requirements and test cost requirements on ATE. Delivering best in class product impacting Intels bottom line. Proven Experience in Design for Test/Debug logic design/implementation of Large SOCs Expertise in Scan, ATPG, at-speed test, memory test, algorithms, Boundary scan & JTAG. Good experience in micro-architecture, RTL coding, system Verilog, test bench development Knowledge of other ad-hoc DFT tests, on chip inter connect buses Experience with Synopsys and/or mentor tools and basic understanding of the SoC development flow is must Expertise in Si debug, shmoo analysis, statistical analysis to meet DPM and Test Cost targets. Knowledge of scripting in Perl, shell, Python. Qualification: Candidate should possess a Bachelors or Masters degree in Computer/ Electrical/Electronic Engineering with about 4-8 years of experience. Strong knowledge of DFT architecture, design, methodologies and tools - Scan, MBIST, Analog DFT, JTAG, etc. Good understanding of Test Engineering & tester debug is desirable. Hands on design/validation experience with strong/proven debug skills. A very good team player with good interpersonal, planning and excellent communication skills.Inside this Business GroupThe Infrastructure and Platform Solutions Group (IPSG) builds the silicon and platform infrastructure for Intels silicon design teams. IPSG is comprised of a reusable pool of infrastructure IP blocks, design enabling services such as tools and automation, and a best-in-class post silicon ecosystem that ramps quickly to high volume manufacturing and validation. Our primary mission is to protect Intels brand by providing the infrastructure necessary to enable all of Intels products to hit the market on a dependable and predictable cadence.Legal Disclaimer:Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at www.jobs.intel.com and not fall prey to unscrupulous elements.INExperienced HireJR0189123BangaloreInfrastructure and Platform Solutions Group,
Keyskills :
product developmentautocadinspectionsalesdesigncontinuous improvement facilitationrtl codingmemory testboundary scansystem verilogtest engineeringcustomer returnsdesign validationsystem integratorsbehavioral trainingstatistical analysisint