| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Oil & Gas Jobs |
| Banking Jobs |
| Construction Jobs |
| Top Management Jobs |
| IT - Software Jobs |
| Medical Healthcare Jobs |
| Purchase / Logistics Jobs |
| Sales |
| Ajax Jobs |
| Designing Jobs |
| ASP .NET Jobs |
| Java Jobs |
| MySQL Jobs |
| Sap hr Jobs |
| Software Testing Jobs |
| Html Jobs |
| Job Location | Bangalore, Noida, Hyderabad |
| Education | Not Mentioned |
| Salary | Rs 6 - 16 Lakh/Yr |
| Industry | Consumer Durables / Electronics |
| Functional Area | General / Other Software |
| EmploymentType | Full-time |
Good day to you!Openings in Bangalore-Hyderabad-Chennai-Noida (Product), please go through the Job Descriptions & let me know your interest for the same.Experience: 3-18 yearsJob Type: Permanent / Full Time Available positions: Multiple RTL Design Engineer Job Description- Experience in any of these CPU/IP/SOC/GPU/ASIC/Synthesis/Logic Design experience.-Sound experience in RTL Design is REQUIRED-Block level RTL (Verilog or System Verilog) design from micro-architecture level specifications. -Implementation of Low power logic, targeting power, performance, area, and timing goals. -Linting, CDC, LEC and preferably Low Power check tools to implement design -Check design quality Work with Design Verification team on block and top-level functional/gate level verification and code coverage, including Power aware debugIf interested Do send your Update CV & Please mention below detailsCurrent CTC:Expected CTC:Duration for Joining:Current Location:Holding any offers: Location Preferences:Note: I will process your CV with your due consent onlyAwaiting an early & positive replyThanks & RegardsKamal,
Keyskills :
code coveragedesign verificationcdcdesigntimingperformanceAssertionsAssertion Based VerificationGcovGate Level SimulationGLSAPBQuestaCloverAMBA AHBSpecmanOpen Verification Methodology