hireejobs
Register for Job
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

R&D Senior Engineer/ Manager/ Senior Manager

4.00 to 9.00 Years   Chennai   27 Mar, 2020
Cambio Consulting
Job LocationChennai
EducationNot Mentioned
SalaryNot Disclosed
IndustryConsumer Durables / Electronics
Functional AreaGeneral / Other Software
EmploymentTypeFull-time

Job Description

Hi Good day to you.! Openings with US based Semiconductor MNCs please go through the Job Descriptions & let me know your interest for the same. Company/ies Name will be Disclosed With your Interest Work Location : Bangalore & Hyderabad Here attaching the JD for your reference Responsibilities:

  • Design DFT logic including inserting MEMBIST, boundary scan, scan, and at speed ATPG (Transition Delay Fault Testing).
  • Work with digital design and backend teams on DFT architecture/partitioning.
  • Run RTL, gate, and gate with SDF simulations to confirm correct functionality of DFT logic.
  • Generate ATPG vectors, bring-up and debug patterns, resolve test pattern and coverage issues, support test engineering and operations through qualification, burn-in, and production
  • Support failure analysis and fault isolation of pattern failures
Qualifications:
  • Must have experience inserting, testing, and using DFT logic functions (JTAG, BIST, mBIST, scan, boundary scan, ATPG) on multiple chips that have been through tape-out and product ramp.
  • Must have experience with logic design, especially involving multiple clock domains.
  • Must have some experience with Perl or other similar scripting languages.
  • Experience with silicon lab bring-up.
  • Experience operating a tester to debug patterns is a plus.
  • Experience with physical design tools (such as PrimeTime) is a plus.
  • Must be able to work within a small team on multiple tasks.
  • Clear written and verbal communication skills
Education and Experience:
  • BS (MS preferred) in Electrical Engineering, Computer Science, or related field
  • Minimum 3+ years applicable experience
Note : If you are not Interested, Kindly refer any of your Friends/colleagues with 3+ yrs Thanks & Regards Bala Koppu Technical Recruiter bala@cambio.co.in ,

Keyskills :
safetycommissioning siteinspection troubleshootingoperating a logic designboundary scan

APPLY NOW

R&D Senior Engineer/ Manager/ Senior Manager Related Jobs

© 2019 Hireejobs All Rights Reserved