hireejobs
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

Design Verification Engineers (DV)

4.00 to 7.00 Years   Hyderabad   17 May, 2021
Job LocationHyderabad
EducationNot Mentioned
SalaryNot Disclosed
IndustryIT - Software
Functional AreaGeneral / Other Software
EmploymentTypeFull-time

Job Description

Design Verification Engineers (DV) Job Function: Design verification engineers will likely have experience in functional or formal design verification. These candidates are expected to know the essential technical languages , disciplines , and methodologies that are generally tacked to this type of position. Qualification Requirements : At least 4 years of experience in ASIC verification including: Verification methodology using System Verilog , SVA , OVM / UVM , Vera , or VMM Experience in writing feature based test plans and implementing such test plans using one of the methodologies listed above Experience running regressions , debugging test failures and achieving test plan targets Knowledge in hardware description languages (HDL) such as Verilog , SystemVerilog and VHDL Analytic and debugging skills Strong knowledge of digital design Understanding of Object Oriented Programming (OOP) concepts Experience with Gate Level Simulation , Low Power Verification , Formal Verification are preferred Familiar with C / C++ , Perl , Tcl Education Requirements: Required : Bachelors in Computer Engineering , Computer Science , Electrical Engineering , and / or related field Preferred : Masters in Computer Engineering , Computer Science , Electrical Engineering , and / or related field Location: Hyderabad , India; Bangalore , India; Silicon Valley , CA; San Diego , CA; Dallas , TX and Austin , TX,

Keyskills :
verificationuvmdesignfailure analysisgate level simulationobject oriented programmingsystem verilogdigital designcomputer scienceasic verificationformal verificationdesign verificationelectrical engineeringsantclovmvmm

Design Verification Engineers (DV) Related Jobs

© 2019 Hireejobs All Rights Reserved