Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Oil & Gas Jobs |
Banking Jobs |
Construction Jobs |
Top Management Jobs |
IT - Software Jobs |
Medical Healthcare Jobs |
Purchase / Logistics Jobs |
Sales |
Ajax Jobs |
Designing Jobs |
ASP .NET Jobs |
Java Jobs |
MySQL Jobs |
Sap hr Jobs |
Software Testing Jobs |
Html Jobs |
Job Location | Noida |
Education | Not Mentioned |
Salary | Not Disclosed |
Industry | Manufacturing |
Functional Area | General / Other Software |
EmploymentType | Full-time |
NXP SemiconductorsN.V. (NASDAQ: NXPI) enables secure connections for a smarter world, advancing solutions that make lives easier, better, and safer. As the world leader in secure connectivity solutions for embedded applications, NXP is driving innovation in the automotive, industrial & IoT, mobile, and communication infrastructure markets. Built on more than 60 years of combined experience and expertise, the company has approximately 29,000 employees in more than 30 countries and posted revenue of $8.61 billion in 2020.You will be a part of the Automotive and Industrial Solutions Group which is a global leader in the design, manufacturing and marketing of microcontrollers (MCUs) and embedded processors in the automotive, consumer and industrial markets. These products include 8-, 16- and 32-bit MCUs, 16-bit digital signal controllers (DSCs) and 32-bit microprocessors, as well as wireless connectivity solutions.Your main duties will be:Will be responsible for Hierarchical partitioning of Multi miliion gate Count SOC.Die Size estimationPower estimation and Power Planning Floorplanning at chip and block levelPackage Closure : Padring creation for Flip chip and Wirebond Packages. Probe Card design in closed collaboration with PE/TE/DFT Team.Thermal AnalysisPower EM / IR drop analysis (Static and Dynamic)ESD/EMC closureYield enhancement (DFM) Close interaction with worldwide team members apart from SOC team (IO/ESD/Systems/IP design teams/Package Team/validation)Physical Verification (LVS/DRC)Qualifications:We are looking for a candidate with these specific personal characteristic and qualificationsMaster/Bachelors Degree in Electrical/Electronic Engineering Atleast 3 year(s) of working experience in Physical Integration Must possess a strong knowledge of Physical design flow. Must have a firm understanding and hands-on experience on industryPower routing, Power EM/IR analysis, Physical verification Should be a team player and willing to work with cross functional teams in issues resolutionCreative problem-solving skills and the ability to logically break complex problems down to manageable components Self-motivatedGood written and verbal communication skill,
Keyskills :
sqlsql servermysqlcustomer relationstroubleshootingcontinuous improvement facilitationflip chipphysical designproblem solvingworking experienceverbal communication