| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Oil & Gas Jobs |
| Banking Jobs |
| Construction Jobs |
| Top Management Jobs |
| IT - Software Jobs |
| Medical Healthcare Jobs |
| Purchase / Logistics Jobs |
| Sales |
| Ajax Jobs |
| Designing Jobs |
| ASP .NET Jobs |
| Java Jobs |
| MySQL Jobs |
| Sap hr Jobs |
| Software Testing Jobs |
| Html Jobs |
| Job Location | Noida |
| Education | Not Mentioned |
| Salary | Not Disclosed |
| Industry | Manufacturing |
| Functional Area | General / Other Software |
| EmploymentType | Full-time |
Technical Lead/Senior RTL Design Engineer who will be responsible for design and development of Automotive SoC products and complex digital IP sDesign of SoC covering microarchitecture definition, propose digital solutions meeting customer s specification/requirements.Leading SoC front-end development activities while closely engaging with cross-functional teams, like verification, DFT, physical implementation, etc.Complex digital IP design including high end interconnect, peripherals, and interfaces. Work actively with product teams to drive performance, area, and power optimization. Deliver RTL to the SoC team, support verification and silicon validation teams, and work with SW teams to support successful deployments.Maintenance of required documentation for SoC and/or IP of his/her responsibility, in accordance with the design quality requirement, Qualification: Bachelors/Masters in Electronics/Electrical EngineeringDesign experience in mid-high complexity product developments in FDSOI 28nm, 16 FFC or lower technology nodes.Competent in digital design, RTL code development and simulation, chip-assembly flows, LINT, CDC analysis, UPF, bus protocols like AMBA AXI/AHB, and IO ring design.Good knowledge and understanding of SoC architecture preferably ARM based.Knowledgeable in complete implementation from SoC RTL to GDS, with good grasp of timing constraint definition for IP, subsystems and SoC, targeting performance, area, and timing optimization.Good understanding of low power design techniques, analog subsystems integration, communication protocols like DSPI/SIPI/RGMII/PCI, etc.Automotive Safety ISO26262 knowledge is a plus.Good communication and interpersonal skills.
Keyskills :
verilogfpgaxilinx isehdlaltera quartusfront endrtl designdigital designsilicon validationcommunication protocolsarmdftfrontend development