| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Oil & Gas Jobs |
| Banking Jobs |
| Construction Jobs |
| Top Management Jobs |
| IT - Software Jobs |
| Medical Healthcare Jobs |
| Purchase / Logistics Jobs |
| Sales |
| Ajax Jobs |
| Designing Jobs |
| ASP .NET Jobs |
| Java Jobs |
| MySQL Jobs |
| Sap hr Jobs |
| Software Testing Jobs |
| Html Jobs |
| Job Location | Ahmedabad |
| Education | Not Mentioned |
| Salary | Not Disclosed |
| Industry | IT - Software |
| Functional Area | General / Other SoftwareTesting |
| EmploymentType | Full-time |
As an ASIC Verification engineer at Arastu Systems, you are expected to have excellent problem solving and debugging skills and an ability to effectively communicate. Projects must be executed to the best of our capabilities and one must do whatever it takes, whether it requires working with multiple in- house teams or directly working with the customer/ s.SoC verification using ARM/ ARC embedded processor Domain expertise in any SoC peripherals like PCIe, DDR, USB, Ethernet, UFS Experience with advanced verification techniques like assertions, coverage/ constrained random generation and formal verifications Experience with SystemVerilog and UVM or OVM Familiarity with OOP skills such as C++, Visual Perl Key Responsibilities: Understand detail specification for device under test and its application Document Verification plan for SoC or IP level verification Write test benches in System Verilog (SV) Write test cases in SV / C / Assembly Utilize OVM/ UVM methodologies for advanced verification techniques Achieve the desired code coverage Write scripts in Perl or TCL to automate verification process and to ease up debugging,
Keyskills :
ambadebugging featureslanguages oopstest cases code coveragesystem verilog problem solv