hireejobs
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

ASIC Design Specialist/Lead (DDR Subsystem)

4.00 to 7.00 Years   Bangalore   04 Feb, 2020
Job LocationBangalore
EducationNot Mentioned
SalaryNot Disclosed
IndustryConsumer Durables / Electronics
Functional AreaEmbedded / System Software
EmploymentTypeFull-time

Job Description

Job Area Engineering - Hardware Location India - Bangalore Job Overview Qualcomm is a company of inventors that unlocked 5G - ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives. But this is just the beginning. It takes inventive minds with diverse skills, backgrounds, and cultures to transform 5Gs potential into world-changing technologies and products. This is the Invention Age - and this is where you come in. The candidate will be part of DDR design team in Bangalore design center of Qualcomm. The team is responsible for delivering DDR sub system for leading SOCs of Qualcomm which go into multiple platforms including phones, IOTs and always on devices. The team is involved in developing DDR solutions for future specifications of LPDDR5 and provide most area and power efficient solutions for memory access The skills needed in the candidate are: - Digital design fundamentals - Converting spec to RTL design using system Verilog - Understanding of Power intent (UPF) and timing constraints - RTL quality checks. Analysis and fixes for Lint, synthesis capability, CDC etc . - Ability to interface with validation team and implementation team debug, verification fundamentals, ECO support and timing path analysis - Understanding of memory protocols LPDDR4, LPDDR5 or memory controller design experience is a plus Minimum Qualifications 4+ years Hardware Engineering experience or related work experience. id= hdnMinimumQualifications >Bachelors degree in Engineering, Information Systems, Computer Science, or related field.4+ years Hardware Engineering experience or related work experience. Preferred Qualifications 4+ years of hands-on experience in the Semiconductor industry. Strong hold on Digital design fundamentals. Education Requirements Preferred: Masters, Electrical Engineering id= hdnEducationalRequirements >Required: Bachelors, Electrical EngineeringPreferred: Masters, Electrical Engineering Keywords,

Keyskills :
autocadcad engineering designrtl design asic designpath analysis system verilogdigital design

ASIC Design Specialist/Lead (DDR Subsystem) Related Jobs

© 2019 Hireejobs All Rights Reserved