hireejobs
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

ASIC Synthesis Specialist/Engineer

3.00 to 4.00 Years   Bangalore   17 Mar, 2020
Job LocationBangalore
EducationNot Mentioned
SalaryNot Disclosed
IndustryConsumer Durables / Electronics
Functional AreaGeneral / Other Software
EmploymentTypeFull-time

Job Description

Job Id E1981114 Job Title ASIC Synthesis Specialist/Engineer (Multimedia Cores) Post Date 02/24/2020 Company Qualcomm Technologies, Inc. Job Area Engineering - Hardware Location India - Bangalore Job Overview Candidate will be leading the team in the implementation of multiple HMs and subsystems that go into chips.

  • Experience in all aspects of implementation like, area efficient and low power, timing closure, ECO implementation, equivalence checks, UPF generations, CLP
  • Candidate collaborates with cross functional teams and multisite leads for the smooth running of multiple projects. Handle escalations and provide timely support.
  • Plan execution of multiple projects and align the deliveries with stakeholders.
  • Provide support and review constraints, reports, floorplan etc to ensure quality. id= hdnJobOverview >Qualcomm is a company of inventors that unlocked 5G - ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives. But this is just the beginning. It takes inventive minds with diverse skills, backgrounds, and cultures to transform 5Gs potential into world-changing technologies and products. This is the Invention Age - and this is where you come in.
  • Candidate will be leading the team in the implementation of multiple HMs and subsystems that go into chips.
  • Experience in all aspects of implementation like, area efficient and low power, timing closure, ECO implementation, equivalence checks, UPF generations, CLP
  • Candidate collaborates with cross functional teams and multisite leads for the smooth running of multiple projects. Handle escalations and provide timely support.
  • Plan execution of multiple projects and align the deliveries with stakeholders.
  • Provide support and review constraints, reports, floorplan etc to ensure quality.
  • Minimum Qualifications Bachelors degree in Engineering, Information Systems, Computer Science, or related field.
  • 2+ years Hardware Engineering experience or related work experience. id= hdnMinimumQualifications >
  • Bachelors degree in Engineering, Information Systems, Computer Science, or related field.
  • 2+ years Hardware Engineering experience or related work experience.
  • Preferred Qualifications Synthesis, LEC, low power checks, Memory BIST insertion, SDC validation.
  • Development of signoff quality SDC constraints and the development of power intent constraints.
  • May also include running RTL Lint, CLP, MEMBIST, DFT DRC etc.
  • TCL script development in addition to running/analyzing/debugging designs.
  • Hands on with Synopsys DC/DCT/DCG/DE-Explorer.
  • Hands on with Synopsys Prime Time including SDC constraint development for complex blocks with many clock domains.
  • Hands on with Cadence Conformal LEC and Cadence Conformal Low Power including UPF development
  • Experience with either RTL development or Physical Design is also a plus id= hdnPreferredQualifications >
  • Synthesis, LEC, low power checks, Memory BIST insertion, SDC validation.
  • Development of signoff quality SDC constraints and the development of power intent constraints.
  • May also include running RTL Lint, CLP, MEMBIST, DFT DRC etc.
  • TCL script development in addition to running/analyzing/debugging designs.
  • Hands on with Synopsys DC/DCT/DCG/DE-Explorer.
  • Hands on with Synopsys Prime Time including SDC constraint development for complex blocks with many clock domains.
  • Hands on with Cadence Conformal LEC and Cadence Conformal Low Power including UPF development
  • Experience with either RTL development or Physical Design is also a plus
  • Education Requirements Preferred: Masters, Electrical Engineering id= hdnEducationalRequirements >Required: Bachelors, Electrical EngineeringPreferred: Masters, Electrical Engineering Keywords
,

Keyskills :
conformal lectiming closure asic synthesisphysical design rtl developmentcomputer science information systemshardware engineerin

ASIC Synthesis Specialist/Engineer Related Jobs

© 2019 Hireejobs All Rights Reserved