hireejobs
Register for Job
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

ASIC Verification Lead

3.00 to 6.00 Years   Bangalore   05 Sep, 2019
Atos
Job LocationBangalore
EducationNot Mentioned
SalaryNot Disclosed
IndustryIT - Software
Functional AreaGeneral / Other Software
EmploymentTypeFull-time

Job Description

  • Integrating ASIC functional verification team.
  • ASIC developed include network controller, router and cache coherence controller targeting Bull high-end servers and Bull high-performance ( big data and exascale servers).
  • Using Constraint-Random, Coverage Driven functional verification methodologies underlying UVM verification framework to ensure full and effective verification of complex ASIC.
Main responsibilities:
  • Acquire knowledge microarchitecture an ASIC unit by studying the specification and interacting with the logical design team.
  • Write and perform the test plan in close cooperation with the logical design team.
  • Develop coverage models and verification environments using UVM-SystemVerilog / C++. Write, maintain and publish the verification specification.
  • Monitor, analyze and debug simulation errors.
  • Monitor and analyze simulation coverage results to improve tests accordingly thereby achieving coverage targets on time.
  • Produce a maintainable and reusable code across projects.Skills and capacities:
  • Curious, demanding and rigorous.
  • Mastering object oriented programming.
  • Knowledge of UVM verification methodology (or equivalent) and SystemVerilog / SystemC hardware verification languages
  • Knowledge of Constraint-Random / Coverage-Driven verification environments development in SystemVerilog / C ++ (drivers / monitors, constraint random tests, checkers and self-checking models and coverage models written in SystemVerilog-Covergrourp / SVA)
  • Knowledge of simulation tools and coverage database visualization tools
  • Effective in problems solving by rapidly identifying their root cause and developing patches or workarounds under tight timing constraintsRequired minimum Education:
  • Master/Engineer in Electronics
Compensation and Benefits
  • A great incentive to join the Atos team is the market competitive range of benefits that the Company provides.
  • These include a competitive salary, as well as a number of core benefits, such as
  • 25 days annual leave plus bank holidays; private medical insurance, which all new starters will be automatically opted into
  • an attractive stakeholder pension scheme, with employer contributions of up to 10% basic salary
  • Life Assurance; Income Protection; Personal Accident Insurance; and Season Ticket Loan.
  • In addition to this Atos operates a flexible benefits scheme that allows you to purchase discounted products and services.
  • Additionally, comprehensive training and development is delivered in a variety of ways, leading to accreditation if required.
,

Keyskills :
basic verification integration assurance equirements business services financial

APPLY NOW

ASIC Verification Lead Related Jobs

© 2019 Hireejobs All Rights Reserved