| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Oil & Gas Jobs |
| Banking Jobs |
| Construction Jobs |
| Top Management Jobs |
| IT - Software Jobs |
| Medical Healthcare Jobs |
| Purchase / Logistics Jobs |
| Sales |
| Ajax Jobs |
| Designing Jobs |
| ASP .NET Jobs |
| Java Jobs |
| MySQL Jobs |
| Sap hr Jobs |
| Software Testing Jobs |
| Html Jobs |
| Job Location | Bangalore |
| Education | Not Mentioned |
| Salary | Not Disclosed |
| Industry | Manufacturing |
| Functional Area | Embedded / System SoftwareEngineering Design / Construction |
| EmploymentType | Full-time |
ResponsibilitiesAs a DFT engineer at Rambus, you will be responsible for design, implementation and verification of all aspects of DFT on complex IPs and chips at advanced process technology nodes viz. 14nm/ 10/ 7nm including: Test architecture definition Identifying and implementing RTL changes for DFT Developing constraints for scan insertion and test mode timing closure Scan and ATPG for different fault models MBIST implementation and verification Boundary scan, ACJTAG, IEEE 1500 implementation and verification IEEE1687 (iJTAG) and fault grading for functional manufacturing tests Running zero delay and timing simulations and debugging on all the above aspects You will be working on very high speed and low power designs. QualificationsUG/ PG with 4-8 years of relevant work experience and strong understanding of DFT concepts Strong hands on Experience using industry standard EDA Tools Experience with logic simulators from one or more EDA vendors Experience on Mentor Tessent tools and Cadence Modus Test tools Experience with RTL lint tools like Synopsys Spyglass Experience in scan insertion, coverage analysis and debugging skills on faults coverage enhancement is required Exposure to RTL2GDS flow and tasks such as synthesis and scan insertion, STA and IR drop Experience in post silicon validation, ATE debug and support is desired Good understanding of Logic design, RTL implementation & verification, logic synthesis, Logic Equivalent Checking & Static Timing Analysis is a plus Experience on multiple complex chips at different technologies like 14nm/ 10/ 7nm etc Participate in driving new DFT methodology and solutions to improve quality, reliability and in-system test and debug capability Programming in Perl, Tcl or other scripting languages is a plus Rambus offers an extremely competitive compensation package, which includes a strong base salary, bonus, equity, matching 401(k), employee stock purchase plan, comprehensive medical and dental benefits, time-off program and gym membership. Rambus creates cutting-edge semiconductor and IP products, spanning memory and interfaces to security, smart sensors and lighting. Our chips, customizable IP cores, architecture licenses, tools, services, training and innovations improve the competitive advantage of our customers. We collaborate with the industry, partnering with leading ASIC and SoC designers, foundries, IP developers, EDA companies and validation labs. Our products are integrated into tens of billions of devices and systems, powering and securing diverse applications, including Big Data, Internet of Things (IoT), mobile, consumer and media platforms. At Rambus, we are makers of better. For more information about Rambus, visit rambus. com. For additional information on life at Rambus and our current openings, check out rambus. com/ careers/ .,
Keyskills :
atpg core dft silicon scan ogicdesign logicsynthesis boundaryscan internetofthings statictiminganalysis scaninsertion continuousimprovementfacilitation timinganalysis timingclosure edatools bigdata