| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Oil & Gas Jobs |
| Banking Jobs |
| Construction Jobs |
| Top Management Jobs |
| IT - Software Jobs |
| Medical Healthcare Jobs |
| Purchase / Logistics Jobs |
| Sales |
| Ajax Jobs |
| Designing Jobs |
| ASP .NET Jobs |
| Java Jobs |
| MySQL Jobs |
| Sap hr Jobs |
| Software Testing Jobs |
| Html Jobs |
| Job Location | Bangalore |
| Education | Not Mentioned |
| Salary | Not Disclosed |
| Industry | Manufacturing |
| Functional Area | IT Operations / EDP / MIS |
| EmploymentType | Full-time |
Strong knowledge and experience in Scan Insertion, Compression, ATPG, Memory BIST and JTAG at IC level for mixed signal designsExperience in using Mentor DfT tools, Synopsys DC and Tetramax and simulator tools.Define DfT Strategy and Requirement Specification for the designDfT verification for gate-level and timing simulationsWork cross sites with design team to define and implement DfT.Hands on experience in solving DfT problems, simulation failures, ATPG coverage and DRC improvements.Work with STA engineer to define timing constraints for DfT modes. Hands on experience on Primetime will be required.Work with Layout engineer to see DFT logic is getting implemented without any issues.Support Test engineer in silicon debug and pattern delivery for ATE.Experience in RTL coding, shell/Perl scripting.Knowledge of System Verilog Interfaces and Lint checks preferred.Experienced in handling analog IP DfT simulations.Be fluent with all common concepts of DfT and DfT tools.Experience: 10 + Years,
Keyskills :
linuxandroid automation frameworkrtl coding mixed signalsystem verilog scan insertion