Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Oil & Gas Jobs |
Banking Jobs |
Construction Jobs |
Top Management Jobs |
IT - Software Jobs |
Medical Healthcare Jobs |
Purchase / Logistics Jobs |
Sales |
Ajax Jobs |
Designing Jobs |
ASP .NET Jobs |
Java Jobs |
MySQL Jobs |
Sap hr Jobs |
Software Testing Jobs |
Html Jobs |
Job Location | Bangalore |
Education | Not Mentioned |
Salary | Not Disclosed |
Industry | IT - Software |
Functional Area | General / Other Software |
EmploymentType | Full-time |
Requirements: This role includes RTL design , verification , FPGA partitioning and implementation , and lab based bringup of the SoC on FPGAs. Recent FPGA experience including implementation , synthesis (Synplify) , timing closure (Vivado / ISE). Ability to architect , implement and verify modules for FPGA interconnect. Proficient in Verilog , Perl , and Make Both simulation based verification and lab based debug skills on FPGAs. Experience with a source control system , such as Perforce. Must be familiar with both Linux and Windows environments Hands on with lab FPGA debug methodologies , such as ChipScope , Identify or others. Hands on experience with lab debug equipment , such as oscilloscopes and logic analyzers. Educational Qualification BS / MS EE , EC , or CS Notice Period: 3 - 4week,
Keyskills :
soc rtl ise perl fpga linux design windows verilog ce iming closure control perf synplify synthesis