| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Oil & Gas Jobs |
| Banking Jobs |
| Construction Jobs |
| Top Management Jobs |
| IT - Software Jobs |
| Medical Healthcare Jobs |
| Purchase / Logistics Jobs |
| Sales |
| Ajax Jobs |
| Designing Jobs |
| ASP .NET Jobs |
| Java Jobs |
| MySQL Jobs |
| Sap hr Jobs |
| Software Testing Jobs |
| Html Jobs |
| Job Location | Bangalore |
| Education | Not Mentioned |
| Salary | Not Disclosed |
| Industry | IT - Software |
| Functional Area | General / Other Software |
| EmploymentType | Full-time |
You will develop RTL code to implement FPGA-based digital designs, working from specification through to system integration. Projects will range from Mid to multi-million gates. Most projects implement a combination of control logic (bus interfaces and state machines) , Digital Signal Processing and Embedded Processors. Responsibilities include: Understand the customer requirements and product definition with R/ D team.Write functional specifications.Functional partitioning, block diagram and detailed design spec. RTL coding of the design in VHDL or Verilog. Develop test bench and verify at the block level. Functional and gate level simulation and assertions. Post synthesis simulation. Design Synthesis, mapping to targeted FPGA device, and timing closure. FPGA debugging and HW/ SW integration. Requirements: 2-4 years of experience, including successful completion of FPGA based projects. Experience targeting Xilinx and/ or Altera FPGAs required. Familiarity withsoftware tools like Modelsim, Questasim, Xilinx ISE, Planahead, Altera Quartus etc. is required. Familiarity with debugging tools like Chipscope, Signal Tap, Logic analyzer, Scope, FPGA editor. Coding experience in VHDL and/ or Verilog is must. Implementation of designs with multiple clock domains is required. Thorough understanding of appropriate coding styles for FPGAs, and trade-offs for density and speed. Experience in RTL implementation of DSP algorithms will be appreciated. Experience in interfaces like PCIe-Genx, AMBA-AXI, SRAM, DDRx, USB, UART, I2C, SPI, ADC, DAC, Ethernet will be appreciated. Minimum Qualification: B.Tech/ B.E. Electronics/ Telecommunication,
Keyskills :
verilog fpga xilinxise hdl alteraquartus gatelevelsimulation digitalsignalprocessing rtlcoding detaildesign controllogic logicanalyzer signalprocessing codingexperience customerrequirements rofession