hireejobs
Register for Job
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

Graduate Intern Technical - Pre Si Val

0.00 to 2.00 Years   Bangalore   30 Mar, 2022
Intel Technology India Pvt Ltd
Job LocationBangalore
EducationNot Mentioned
SalaryNot Disclosed
IndustryIT - Software
Functional AreaGeneral / Other Software
EmploymentTypeFull-time

Job Description

    Job ID: JRhidden_mobileJob Category: Intern/StudentPrimary Location: Bangalore, KA INOther Locations:Job Type: InternGraduate Intern Technical - Pre Si Val Job Description In this position you will be involving in the training design and development of next generation Server SOCsCPUs Your responsibilities will include some of the following but not limited to Assist design unit owner in Register Transfer Level RTL modeling amp functional validation Use EDA tools extensively to simulate logic behavior and circuit performance and direction of physical design for next generation deep submicron embedded circuit solutions Verify the circuit behavior against the original simulation model and first silicon Define VLSI Structural Design methodology and developing design flows Implement structural physical designs such as synthesis floor planning powergrid and clock tree designs timing budgeting and closure place and route RCextraction and integration Verify structural physical designs such as functional equivalency timingperformance noise layout design rules reliability and powerQualifications You should be a student Post graduateMasters MEMTechMS currently pursuing studies in relevant field with good understanding of semiconductor physics and basic PC computer architecture Additional qualifications include Familiarity with Very Large Scale Integration VLSI Complementary MetalOxide Semiconductor CMOS logic circuit design Well versed in UNIX C programming and relevant Computer Aided Design CAD toolsInside this Business Group Xeon and Networking Engineering (XNE) focuses on the development and integration of XEON and Networking SOCs and critical IPs sustain Intels Xeon and 5G networking roadmap.Legal Disclaimer:Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at www.jobs.intel.com and not fall prey to unscrupulous elements.INInternJRhidden_mobileBangaloreXeon Engineering Group (XEG),

Keyskills :
researchmatlabperlautocadeda toolslayout designfloor planningcircuit designphysical designstructural designcommercial modelssystem integratorsbehavioral training

APPLY NOW

Graduate Intern Technical - Pre Si Val Related Jobs

© 2019 Hireejobs All Rights Reserved