hireejobs
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

Manager DFT Design

4.00 to 6.00 Years   Bangalore   26 Jan, 2020
Job LocationBangalore
EducationNot Mentioned
SalaryNot Disclosed
IndustryTelecom / ISP
Functional AreaGeneral / Other Software
EmploymentTypeFull-time

Job Description

What you do at AMD changes everythingAt AMD, we push the boundaries of what is possible. We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies building blocks for gaming, immersive platforms, and the data center.Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the extra mile to achieve unthinkable results. It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world. If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.As DFT Manager, your responsibilities are:

  • Managing a team of SOC DFT engineers
  • Implementation and verification of DFT architecture and features
  • Scan/Jtag/boundary scan insertion and ATPG pattern generation
  • Memory BIST logic generation, implementation and verification
  • ATPG patterns verification with gate level simulation
  • Test coverage and test cost reduction analysis
  • Post silicon support to ensure successful bringup and enhance yield learning
Skills required:
  • Master with at least 6 years or Bachelor with at least 8 years working experience in ASIC DFT area.
  • Understanding of Design For Test methodologies and DFT verification experience (eg. IEEE1500, JTAG 1149.x, scan, memory BIST, etc)
  • Experience with Mentor testkompress and/or Synopsys Tetramax/DFTMAX
  • Experience with VCS simulation tool, Perl/Shell scripting and Verilog RTL design
  • Excellent oral, written and interpersonal communication skills
#LI-ML1,

Keyskills :
dft verificationscan insertion test methodologiesworking experience cost reductionchanging the world interpersonal communication

Manager DFT Design Related Jobs

© 2019 Hireejobs All Rights Reserved