| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Oil & Gas Jobs |
| Banking Jobs |
| Construction Jobs |
| Top Management Jobs |
| IT - Software Jobs |
| Medical Healthcare Jobs |
| Purchase / Logistics Jobs |
| Sales |
| Ajax Jobs |
| Designing Jobs |
| ASP .NET Jobs |
| Java Jobs |
| MySQL Jobs |
| Sap hr Jobs |
| Software Testing Jobs |
| Html Jobs |
| Job Location | Bangalore |
| Education | Not Mentioned |
| Salary | Not Disclosed |
| Industry | Manufacturing |
| Functional Area | General / Other Software |
| EmploymentType | Full-time |
Physical Design Engineer I Job description Education :BTech in EC / EE / Telecommunication is must. MS / MTech VLSI is preferredNo. of positions :6APPLY Desired Skills: Minimum 1+ year of experience Should have block / SOC level netlist - gds2 experience. Expertise in Floorplaning , Power planning , CTS. Should be capable of handling block - level timing closure. Should have knowledge on all low powersignoff checks , like MVRC / CLP , LEC / Formality , DRC , LVS , IR , EM. Good scripting skills (TCL / SHELL). Experience on low power implementation techniques is preferred. Synopsys / Cadence tool experience is preferred. Good communication skills. Interested candidates , please send your latest resume tohrsignoffsemi.com,
Keyskills :
planning drc routing verification ip physicaldesign ir soc lec lvs clp vlsi design timing checks resume cadence planning education scripting lo