Post-Si SoC Functional Validation - Secure Bootup Specialist

Job Description

Job ID: JR0152853Job Category: EngineeringPrimary Location: Bangalore, KA INOther Locations:Job Type: Experienced HirePost-Si SoC Functional Validation - Secure Bootup SpecialistJob Description In this position, the Soc Secure bootup sequence/debug Lead will serve as a key technical expert in driving Validation, Debug readiness for Power-on and Post-Silicon Validation for all Secure Reset flows multi-cluster features and coherency consistency. Technical lead will be working in a cross functional team to develop validation and debug strategies for post-silicon coverage, including shift left pre-silicon efforts. Expected to work closely with IP/SOC design engineers/architects in developing Reset sequence test plan, Validation tools, Validation content and coverage methods. Will drive end to end Secure Reset debug across IP, SoC and platform teams. Uses and applies emulation and platform level tools and techniques to ensure performance to spec. Understands System with HW/FW/SW components as a whole, drives test execution and debug with cross functional teams. Acts as a technical mentor to rest of the team and enables the team deliver results in a fast paced dynamic environment.Qualifications Bachelors/Masters in Hardware Engineering or Electrical/Electronic Engineering or Computer Engineering or Computer Science with 12 - 20 years of experience Candidate Must have high degree of Hardware architecture/ microarchitecture experience in CPU/SoC/Chipset/and some of the subsystems areas given below Deep knowledge and skills of Intel IA (IA32 architecture with uArch debug knowledge of Intels Core and Uncore or equivalent architecture.) Good programming skills in C/C++/Python Hands on work in finding bugs in post silicon through fine tuned content Good understanding of various idle and execution time reset sequnce, power management features, thermal management features Good understanding Bootup sequencing of IA Core & secure states, System power states, dynamic voltage-frequency scaling features, clock and power gating, PCIe device power states includes link reset sequencing across multi-core, and BIOS; Expertise in SOC level flows for reset states etc. Good understanding with DFd and drove new debug hooks into Platform/SOC/IP Experience in validating intelligent microcontroller based reset control unit Solid understanding of the Validation and Debug flows of a complex CPU Silicon Ability to work well on a team, but also self-driven Hands-On experience of complex SoC sightings and exposure to running cross-site Task forces Knowledge on Debug Tools for JTAG, on chip trace features and ability to debug via OSC/LAs etc; Usage of any Post-Si debug tools (e.g., logic analyzers, oscilloscopes, things like ChipScope on FPGAs, etc.) Knowledge of ARM PM concepts (e.g., P/Q-channel) is a plus Pre-silicon Design / Validation knowledge is a value add. Passionate to find bugs, triage, debug and drive resolution of failures to HW, silicon firmware bugs. Excellent written and oral communications and experience working in a cross functional and cross site team environment are essential. Ability to interact directly with customers and multiple levels of management is a must. Inside this Business GroupThe everyday contributions of the Intel Validation Engineering (iVE) team are essential to retaining/regaining Intels product leadership. We validate, debug, and tune the newest designs and world-changing technologies that enrich the lives of every person on earth. We play a critical role in completing the PRQs of Intel products and in Intels ability to deliver the annual technology platforms in our roadmap.Legal Disclaimer:Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at www.jobs.intel.com and not fall prey to unscrupulous elements.INExperienced HireJR0152853Bangalore,

Keyskills :
technology platformsthermal managementvalidation engineeringcomputer sciencesocdfdrestjtagbiostest executioncpubehavioral traininghardware engineeringpciearmpower management