Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Oil & Gas Jobs |
Banking Jobs |
Construction Jobs |
Top Management Jobs |
IT - Software Jobs |
Medical Healthcare Jobs |
Purchase / Logistics Jobs |
Sales |
Ajax Jobs |
Designing Jobs |
ASP .NET Jobs |
Java Jobs |
MySQL Jobs |
Sap hr Jobs |
Software Testing Jobs |
Html Jobs |
Job Location | Bangalore |
Education | Not Mentioned |
Salary | Not Disclosed |
Industry | Automobile / Auto Ancillaries |
Functional Area | General / Other Software |
EmploymentType | Full-time |
DescriptionRelevant Experience: 4 5 years ideally some experience gathered from semiconductor industriesRequired Key Skill Set RTL verification Verilog SystemVerilog UVM FPGA experience (preferably Xilinx) Microcontroller architectures C programming language Assembly language Linux OS Scripting Languages (Tcl, Perl, Python, shell) Skills in debug, failure reproduction and root cause analysis Revision control systems e.g. git Issue Tracking Tools e.g. JiraBeneficial additional skill set VHDL Image processing Automotive interface standards, e.g. CAN, FlexRay LVDS bases high speed interfaces Automated regression flowDetailed description Understanding system use cases, determining requirements, writing test specifications, test plans and test cases Test bench development and implementation Verification components such as drivers, monitors and checkers Reference model design and implementation Direct and constrained-random verification RTL code and functional coverage (specification and analysis) Class and assertion based verification methodologies, preferably SystemVerilog, UVM Formal verification methodologies (optional) Skills in debug, failure re-creation and root cause analysis Automation of the regression test suites,
Keyskills :
verificationuvmdesignfailure analysisassertion based verificationuse casesroot causetest suitesmodel designformal verificationc programmingrtlperlfpgarootlvdslinuxpython