Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Oil & Gas Jobs |
Banking Jobs |
Construction Jobs |
Top Management Jobs |
IT - Software Jobs |
Medical Healthcare Jobs |
Purchase / Logistics Jobs |
Sales |
Ajax Jobs |
Designing Jobs |
ASP .NET Jobs |
Java Jobs |
MySQL Jobs |
Sap hr Jobs |
Software Testing Jobs |
Html Jobs |
Job Location | Bangalore |
Education | Not Mentioned |
Salary | Not Disclosed |
Industry | Consumer Durables / Electronics |
Functional Area | General / Other Software |
EmploymentType | Full-time |
Custom Layout Design to execute Chip, Block and sub-block level from circuit schematics.- Independent Handling and Layout Design of various Analog and Mixed Signal blocks and sub-blocks of PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, and Other Analog Blocks like Switched Capacitor Circuits, Operational amplifiers, Comparators, Oscillators, Voltage and Current Reference circuits etc.- Work independently, collaborating with Project Leader and design engineers.- Responsible for the timely execution as well as overall physical design quality of the implemented circuits.- Follow the Project Execution Plan, Project Schedule, Work Assignment and EDA tool usage plan.- Active Participation in Customer Project Reviews.- Layout Design in technologies with feature size 0.18um, 150nm, 90nm, 65nm, 40nm CMOS, BiCMOS, SOI Process etc.- Mentor and Guide Junior members of the team.Required Skillset / Qualifications in detail- Diploma/BE/B.Tech/ME/M.Tech Degree in Electronics.- 4-5 years of relevant experience in Analog Layout.- Hands on experience in doing layout of High Speed Interface circuits like LVDS, HDMI, Display Port; PLLs, CDRs; ADCs, DACs; Regulators etc.- Thorough Understanding of deep sub-micron, High Speed circuit layout, DFM issues and techniques.- Must have worked on some of the Technologies like: 40nm, 65nm, 90nm, 130nm, 0.18um, 0.25um CMOS, BiCMOS, SOI Process etc.- Must have participated in Successful Tape-outs.- Should have strong problem solving and debugging skills of LVS and other physical verification errors to ensure that the project schedules are in line with the requirements.- Must have thorough working knowledge of CAD tools like Cadence Virtuoso-LE, Virtuoso-XL, Assura, Physical Verification System, Mentor Graphics Calibre .- Should have knowledge of some of the scripting languages like perl, skill etc.- Should have clear understanding of Calibre and Assura Rule Decks.- Strong team and interpersonal skills.- Excellent verbal, written, and presentation skills.,
Keyskills :
autocadcaddrawingmodelingmechanicalcadtoolsmixedsignallayoutdesigncircuitlayoutphysicaldesignproblemsolvinggraphicsprojectexecutionphysicalverificationedadfmlvssoiperlcmosent