hireejobs
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

Senior Engineer I - Implementation

5.00 to 8.00 Years   Bangalore   24 Dec, 2020
Job LocationBangalore
EducationNot Mentioned
SalaryNot Disclosed
IndustryConsumer Durables / Electronics
Functional AreaGeneral / Other Software
EmploymentTypeFull-time

Job Description

  • Develop and execute implementation plans to synthesize, implement Design For Test, and close timing on complex digital integrated circuits at the block, subsystem or chip level, which are coded in VHDL/Verilog.
  • Use metric-driven techniques to help ensure first-pass working silicon.
  • Design, implement and maintain synthesis, DFT and Static Timing scripts using best-in-class methodologies.
  • Analyze log and report files to ensure the tools are getting the required results and make adjustments to the scripts to get the required results within the scheduled milestones.
  • Mentor Junior team members and contractor on implementation flows and projects.
  • Communicate regularly with the project teams world-wide to resolve issues, communicate status and solve technical problems.
Job RequirementsThis position requires at least B.E/B.Tech in Electronics with 5+ years of ASIC development experience in a fast paced environment with following experience.
  • Synthesis & STA experience in high performance design (high speed / low power) is a must.
  • Experience with tools and methodologies for Synthesis - hierarchical synthesis, DFT handling, retiming, clock gating, logic restructuring, optimization.
  • Experience in synthesis algorithms, best RTL coding for synthesis, low-power and high-speed design trade-offs, physical aware synthesis, deep sub-micron process effects.
  • Experience in closing timing on block level and chip level in a highly complex clocking environment.
  • Good scripting skills; knowledge of synthesis & timing algorithms.
  • Backgrounds on standard cell, layout, timing/power views, and characterization would be added advantage.
  • Must be able to work autonomously.
  • Excellent oral and written communications skills.
,

Keyskills :
safetycommissioningsiteinspectiontroubleshootingrtl codingstandard cellproject teamsimplementation plansintegrated circuitsdftrtlstacelldesigntimingscriptscircuitshighspeed designasic

Senior Engineer I - Implementation Related Jobs

© 2019 Hireejobs All Rights Reserved