Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Oil & Gas Jobs |
Banking Jobs |
Construction Jobs |
Top Management Jobs |
IT - Software Jobs |
Medical Healthcare Jobs |
Purchase / Logistics Jobs |
Sales |
Ajax Jobs |
Designing Jobs |
ASP .NET Jobs |
Java Jobs |
MySQL Jobs |
Sap hr Jobs |
Software Testing Jobs |
Html Jobs |
Job Location | Bangalore |
Education | Not Mentioned |
Salary | Not Disclosed |
Industry | Manufacturing |
Functional Area | General / Other Software |
EmploymentType | Full-time |
*Title: SMTS Design EngineeringAbout GLOBALFOUNDRIESGLOBALFOUNDRIES is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world s most inspired technology companies. With a global manufacturing footprint spanning three continents, GLOBALFOUNDRIES makes possible the technologies and systems that transform industries and give customers the power to shape their markets. GLOBALFOUNDRIES is owned by Mubadala Investment Company. For more information, visit www.globalfoundries.com.Introduction In this role engineer is responsible for benchmarking of various building blocks in SOC, do competitive analysis and tear down systems to understand what need to be improved in GF process technology nodes to ensure we are best in class in PPAC ( power , performance , area and cost) . Job also involves in coming up with differentiation solutions and technologies to have best in class seed IP, Foundation IPs like std cells, memory, various AMS building blocks and RF benchmarking circuits. Global collaboration and partnership with other teams like packaging, signal integrity, board design teams and modeling teams is required.Job ResponsibilitiesResponsibilities include building seed IPs, foundation IPs like ADC, std cells, memory, RF circuits, SiPh , test chips and many more AMS designs for enabling differentiating technology platforms of GF . Major blocks or sub blocks Support end to end from architecture to post silicon validation. We are coming up with the benchmarking and tear down lab for making sure we are not behind of the competition by understanding future needs of market and thinking one step ahead technically. Be the interface to the customer in technical interactions, feasibility analysis, design reviews, parameter estimations (like Power/Area etc.). You will have opportunity to interact with similar domain experts across other geographical locations on core technical initiatives. Define the architecture and uArchitecture of the IP s and its sub functions including understanding of logic design and validation challenges is must. Understand and disseminate applicable standards and its relevance in a given project to the team. Work on FPGA prototyping as need basis. Simulate and characterize high performance CMOS data communication circuits (drivers, receive equalizers, PLLs, high speed samplers, clock recovery circuits). Responsible for Receiver, transmitter or PLL level designs and top-level ownership. This engineer will be responsible for all aspects of designs such as schematic capture, layout review, simulation & analysis of critical electrical and timing parameters, documentation, and silicon bring-up. Will be responsible to work with the system engineering team for Silicon bring up and Characterization. Mentoring of junior designers where applicable. Logic design and validation knowledge will be given preference., *Required Qualifications: MS/M-Tech/PHD degree in electronics/VLSI and In exceptional cases B.E/B-Tech in electronics engineering with 6+ years of relevant experience needed. (The experience profile will depend on the job level of the position). The candidate should have prior experience of logic design validation, FPGA, security of analog circuits etc. Understanding of semiconductor Companies and their products, protocols, practical aspects of circuit design, logic design and validation in various process nodes (28nm, 16nm,14nm) are very desirable. Strong fundamental knowledge is essential. Sound knowledge of basic building blocks (Ex bias generation, on-chip regulation, on-chip impedance circuits and PLL will be added advantage). Experience working in leading R&D and future technology development projects is a plus. The position requires good written & verbal communication skills as well a strong commitment and ability to work in cross functional and globally dispersed teamsGLOBALFOUNDRIES is an equal opportunity employer, cultivating a diverse and inclusive workforce. We believe having a multicultural workplace enhances productivity, efficiency, and innovation whilst our employees feel truly respected, valued, and heard.As an affirmative employer, all qualified applicants are considered for employment regardless of age, ethnicity, marital status, citizenship, race, religion, political affiliation, gender, sexual orientation and medical and/or physical abilities.All offers of employment with GLOBALFOUNDRIES are conditioned upon the successful completion of background checks, valid work passes and medical screenings, as applicable and subject to the respective local laws and regulations
Keyskills :
drawingautocaddraftingmodelingcadcontinuous improvement facilitationrf circuitsboard designlogic designcircuit designanalog circuitssignal integrityfpga prototypingdesign validationcommercial models