| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Oil & Gas Jobs |
| Banking Jobs |
| Construction Jobs |
| Top Management Jobs |
| IT - Software Jobs |
| Medical Healthcare Jobs |
| Purchase / Logistics Jobs |
| Sales |
| Ajax Jobs |
| Designing Jobs |
| ASP .NET Jobs |
| Java Jobs |
| MySQL Jobs |
| Sap hr Jobs |
| Software Testing Jobs |
| Html Jobs |
| Job Location | Bangalore |
| Education | Not Mentioned |
| Salary | Not Disclosed |
| Industry | Telecom / ISP |
| Functional Area | Engineering Design / Construction |
| EmploymentType | Full-time |
Infinera provides the Network Connectivity Solutions for the World s most demanding Networks. As an Infinera employee, you will be solving the industry s toughest problems by leading, not following. Collaborate across our diverse culture, global reach and reap its benefits.ASIC/FPGA team is responsible for providing in house ASIC/FPGA solutions that are at the core of the Infinera Networking Solutions.As a member of the ASIC design team you willUnderstand design requirements and select the FPGA for implementation.Participate in the architecture finalization of the FPGA solutionPerform pin selection working with board design team.Understand clocking at board level and identify internal to FPGA clocking strategies.Design and implement complex functions required to complete the solutionGenerate Ips/Macros from FPGA vendor/tool for integration, understand the requirements and available IPs and suggest modifications to be able to map to FPGA resources.Create RTL for glue logic and support functions, integrate IPs or blocks to build the FPGA core, take design through RTL checks.Create and release tags for verification and synthesis.Create FPGA synthesis and P&R flow for the project and create FPGA images for lab validation.1. Candidate should be able to work with team members to bring together various Ips.2. Good understanding of Xilinx FPGAs - latest FPGAs3. Strong and proven experience working with Xilinx FPGAs4. Prior experience with timing closure, constraint development, IO selection and mapping, use of FPGA serdes and PLLs5. Good uArch and RTL skills.6. Board level debugging skills7. Atleast 6 years of experienceIf there are exceptional candidates, some of the requirements can be diluted.,
Keyskills :
debugging boardlevel boarddesign asicdesign xilinxfpga fpga tlchecks fpgacore