hireejobs
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

Wireless IP Design Verification (Engineer to Sr. Staff)

2.00 to 7.00 Years   Bangalore   01 Jul, 2019
Job LocationBangalore
EducationNot Mentioned
SalaryNot Disclosed
IndustryConsumer Durables / Electronics
Functional AreaGeneral / Other Software
EmploymentTypeFull-time

Job Description

Job IdE1963535Job TitleWireless IP Design Verification (Engineer to Sr. Staff) Post Date04/ 05/ 2018Company- DivisionQualcomm Technologies, Inc. - CDMA Technology at http: / / www. qualcomm. com/ about/ businesses/ qctJob AreaEngineering - HardwareLocationIndia - BangaloreJob OverviewCandidate must be able to take ownership of specific feature testing of IP Core(s) . Analyze design and develop robust testing with proper coverage. Work with design team with regards to debug of RTL and to acquire guidance of how to test an IP block or module. Work and coordinate with other DV team members with regards to schedule and execution and request prompt support if needed. Full understanding of DV at the IP and chip level Effectively work with California based team members by working independently during India day time and communicating status and progress. This may require shifting hours in the short term to sync with CA PST day office hours. 2- 18yrs of relevant ASIC verification experience required Experience with System Verilog and high level DV languages Experienced in OVM/ UVM based DV environments Knowledge of bus technologies such as AXI and AHB Experience with Assertion based DV Experience with version control methodology and ASIC front- end process Experience with embedded C- code testing and verification Experience with scripting for test automation Understanding of coverage analysis and corner case test generation Experience in power verification and gate- level testing Good communication skills Background in ASIC and digital design ASIC Verification, System Verilog, OVM/ UVM, Native C- code. Minimum Qualifications2- 18 years experience in Wireless Modem Design Verificaiton with a leading chipset companyPreferred Qualifications- Decent knowledge with any ones of the following Wireless radio standards: IEEE 802. 11 a/ b/ g/ n/ ac WLAN, 3GPP [UMTS/ LTE] , 3GPP2 standards [CDMA2000]- Strong fundamentals in one or few of these domain areas- Wireless and Mobile communications, Coding theory, Signal processing- MIMO schemes: STC/ Spatial multiplexing, Precoding techniques, Beam forming, Antenna Diversity techniques will be a big plus. - Strong knowledge with Digital communication techniques viz. , Demodulators, Time track/ Freq track loops, Deinterleavers, Equalizers, Viterbi/ Turbo Decoders, Rake finger combining, Multi- path reception, Channel models [AWGN, Rayleigh, Rician], Sigma- Delta modulation, Base band filters implementation- DSP: FFT, IFFT, Fourier / Z Tranforms implementation is highly desirableEducation RequirementsB. Tech/ M. Tech/ M. Sc in ECE/ EE/ CSA/ Signal Processing department from IIT/ NIT/ IISC/ BITSEEO employer: including race, gender, gender identity, sexual orientation, disability & veterans status.,

Keyskills :
ltedspcsartluvmcomovmahbfftaxi

Wireless IP Design Verification (Engineer to Sr. Staff) Related Jobs

© 2019 Hireejobs All Rights Reserved