| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Oil & Gas Jobs |
| Banking Jobs |
| Construction Jobs |
| Top Management Jobs |
| IT - Software Jobs |
| Medical Healthcare Jobs |
| Purchase / Logistics Jobs |
| Sales |
| Ajax Jobs |
| Designing Jobs |
| ASP .NET Jobs |
| Java Jobs |
| MySQL Jobs |
| Sap hr Jobs |
| Software Testing Jobs |
| Html Jobs |
| Job Location | Hyderabad |
| Education | Not Mentioned |
| Salary | Not Disclosed |
| Industry | BPO / Call Center |
| Functional Area | General / Other Software |
| EmploymentType | Full-time |
DFT Physical Design Engineer As an ASIC Physical Design DFT Engineer at Micron Technology, Inc., you will be involved with the DFT(Design for Test) implementation for high speed, complex integrated circuit designs. You will be tasked with understanding digital and analog design elements and implement DFT structures and architectures . You will have the opportunity to contribute to all aspects of DFT, from architecture phase till post silicon bring up and yield enhancements. Successful candidates for this position will have: B. Tech. / M. Tech with 4-8 years IC design experience specifically in the Design For Test (DFT) aspects. Experience in Scan Insertion, ATPG generation, Scan timing closure and Physical design aspects of DFT Experience in MBIST logic generation , verification and constraints. ATPG pattern generation, gate level simulation and debug Work with PE/TE post silicon for DFT bring up and yield enhancement. Ability to understand advanced digital design architectures and clocking structures to help manage Scan/MBIST/DFT timing and physical design constraints Ability to work with digital and analog circuit designers to analyze and explore DFT options for complex designs integrating standard cell logic with high speed custom interface circuits Expertise in Synopsys/Mentor Scan/Test compression/MBIST tools required Experience with physical design methodologies and TCL/perl/python scripting is required Previous digital design and RTL coding experience a plus Strong communication skills, with the ability to convey complex technical concepts to other design peers in verbal and written form A high level of self-motivation and the ability to be a self-starter ,
Keyskills :
planningdrcroutingverificationgatelevelsimulationstrongcommunicationskillsicdesignrtlcodinganalogdesignstandardcelldigitaldesigntimingclosurescaninsertionphysicaldesigncodingex