hireejobs
Register for Job
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

Hiring Physical Designing Lead Hyderabad/Bangalore CMMI5 Permanent

6.00 to 11.00 Years   Hyderabad   11 Aug, 2019
AddRec Solutions PvtLtd
Job LocationHyderabad
EducationNot Mentioned
SalaryNot Disclosed
IndustryCement / Building Material
Functional AreaGeneral / Other Software
EmploymentTypeFull-time

Job Description

  • Physical Design Lead
  1. Hands on experience with Implementation (PnR & Signoff) of multimillion gate SoC designs in cutting edge process technologies (40nm, 28nm, 16nm, 10nm)
  2. Lead all aspects of SoC Physical Design with strong expertise in the area of chip/partition floor-planning, design partition creation, budgeting and feedthrough planning
  3. Work alongside RTL/Synthesis/DFT teams to define design partitions and create floorplan as per the design data flow
  4. Work closely with library, technology and Analog IP teams for physical design requirements
  5. Work closely with CAD teams and involve in methodology development and improvement
  6. Own SoC/partition physical design activities while managing a team of 4-5 engineers
  • Desired Skills and Experience:
  1. B. Tech. / M. Tech. with 5-12 years of experience in Physical Design
  2. The candidate should be able to work with and lead a team of engineers on all aspects of Physical Design tasks on an SOC design
  3. Should have handled Netlist to GDS II implementation at Chip/partition level for atleast 2-3 designs
  4. Hands-on expertise with technology nodes like 28nm, 16nm and below
  5. Good knowledge of EDA tools from Synopsys, Cadence and Mentor, particularly with ICCII & Calibre
  6. Excellent understanding of design partitioning & budgeting along with hands-on experience in Chip/partition floor planning, placement optimizations, Clock planning and routing.
  7. Good understanding of low power implementation techniques and static low power checks
  8. IO ring design and bump planning is a plus
  9. Being proficient in TCL, Perl scripting is a plus
  • Kindly connect with me on 9099904268 or drop your resumes to devansh@addrecsolutions.com
,

Keyskills :
edatoolsplanningphysicaldesignperlscriptingcadtcledagdssocperledgebumpdesignlibrarycadenceplanningplacementbudgetingscripting

APPLY NOW

Hiring Physical Designing Lead Hyderabad/Bangalore CMMI5 Permanent Related Jobs

© 2019 Hireejobs All Rights Reserved