hireejobs
Register for Job
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

Principal Engineer, Test

8.00 to 10.00 Years   Hyderabad   18 Sep, 2020
Microchip Technology Inc
Job LocationHyderabad
EducationNot Mentioned
SalaryNot Disclosed
IndustryConsumer Durables / Electronics
Functional AreaTesting
EmploymentTypeFull-time

Job Description

You will join the Test Development team to develop and deploy test concepts on real silicon. These tests are intended to catch manufacture defects in targeted IPs inside SoC. In this role you will have an opportunity to understand in depth SoC silicon architectures, Logic Verification at full chip level, DFT/Testability hooks in Silicon, methods and principles to deploy tests in ATE/Tester setup, cross-porting failures in full chip logic verification Vs bench Vs ATE.You will work closely with Silicon design engineers, Verification engineers and software engineers, Yield enhancement engineers and test engineers to ensure Microsemi PRO division deploys new products with the highest quality and shortest time to market. Skills will be developed to work on multiple projects supporting key functions within the organization. Good communication and presentation skills are required.Job duties include

  • Translating SoC architecture and block specification to Test objectives and methods to target manufacturing defects.
  • These tests are predominantly written in C firmware embedded in chip which respond to JTAG commands written on top of Java APIs.
  • Improving, extending and porting existing manufacturing test designs to all FPGA family members.
  • Analyze yield issues and profiling tests such that yield fallout is root caused.
  • Silicon debug using JTAG debuggers, LA, Scopes. Reproducing Silicon fails in Full Chip Simulation for quicker debug
  • Cross-functional team interfacing and collaboration in all activities
Key values, beliefs, and attitudes
  • Initiative (self-motivated, self-confident, self-driven, self-learning, always striving for excellence)
  • Commitment (responsible, responsive, commit to winning)
  • Solid functional and technical skills
  • Work quality ( do it right the first time , attention to detail, good documentation)
Job RequirementsRequired Skills and Experience
  • BS or MS in EE and about 8-10 years of experience in Validation/Test development
  • Hands on experience in testing and debug of silicon (such as FPGA, ASIC, test chips, etc.)
  • Good programming skill: C, C++/Java with exceptionally good at low level C/assembly
  • Firmware Development: any uController or ARM are preferred
  • Understanding basics of silicon manufacturing issues and their design methods. MBIST, Scan Methods and related yield issues
  • Hands-on experience with Verilog and/or VHDL
    • Behavioral, RTL and Gate Level coding, Programming Language Interface
  • Exposure to ASIC/FPGA design flow and methodology is a plus
    • HDL, synthesis, static timing analysis, constraining, Place & Route
  • Hands on experience on Silicon Debug, exposure to JTAG based debuggers is a big plus
  • Comfortable with Unix, Fluent in Perl and/or Shell scripting, agile with Make, and familiar with Revision Control (CVS, SVN, )
  • Strong analytical and problem solving skills
  • Excellent communication, documentation and presentation skills
  • Must have strong self-learning ability, leadership, and enjoy working in teams
Preferred Skills
  • Working knowledge of JAVA programming
  • Exposure to Manufacturing Test Systems (such as Teradyne J750)
  • Experience with Boundary Scan (IEEE 1149.1)
(IEEE 1149.1 Standard, TAP Controller, applications)
  • Working knowledge of SOC and/or FPGA Architectures
,

Keyskills :
javalinuxjavascriptframeworkstatic timing analysiscontinuous improvement facilitationdesign flowtest systemsboundary scanshell scriptingproblem solvingtiming analysistechnical skillstest developmentsoftware engineers

APPLY NOW

Principal Engineer, Test Related Jobs

© 2019 Hireejobs All Rights Reserved