hireejobs
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

Senior Design Engineer 2

10.00 to 15.00 Years   Hyderabad   23 Oct, 2019
Job LocationHyderabad
EducationNot Mentioned
SalaryNot Disclosed
IndustryIT - Software
Functional AreaGeneral / Other Software
EmploymentTypeFull-time

Job Description

Xilinx is looking for a motivated Senior Verification engineer to join the Dynamic IP solutions Verification team in Hyderabad, India and work on challenging projects. At Xilinx we promote Growth Mindset ; If you are willing to learn and innovate along, Xilinx is the place to be!Looking for out of the box thinker that enjoys challenging projectsAs part of this team, you will play a key role in the verification of next generation FPGA- based intellectual property (IP) blocks and implement state- of- the- art Verification environments for the synthesizable IP cores.The engineer will work closely with Validation & Design teams and be a part of the global team of expert Verification Engineers.You will have the opportunity be a part of the innovation of FPGA- based IP blocks in areas like Compute Acceleration, Storage Solutions, Wireless, Embedded Vision, Industrial IOT, Cloud Computing, Machine learning.Qualifications10+ years of Verification experience in IP/ Silicon/ Subsystem Verification.Hands- on Experience in development of test bench architecture, test cases, functional & code coverage, running regressions and debugging tests; Ability to contribute to verification tasks with minimal guidance is required.Job responsibilities will span across from building scalable and re- usable test bench architectures to validation aspects in the long run.Experience with any one HDL simulator is good but need to be savvy with simulation/ methodology/ emulation and verification tools.Excellent Verilog, VHDL, Basics of C programming, System Verilog is a must.Should be able to work on multiple projects simultaneously and be very good at debugging/ problem solving.UVM/ VMM/ OVM experience is a mustExperience and Knowledge of AXI4/ AxiLite/ AHB is needed.Knowledge of other protocols such as Ethernet/ PCIE/ NVMe/ RoCE is a plus. Memory technology DDR, NAND & Chip level verification is a plus.Required thorough Understanding of Logic/ Digital Design Concepts and structures like Fifos, memories. Understanding of RTL Design concepts, and Synthesis flows.Preferred Scripting experience (Tcl/ Shell/ Makefile, Perl, Python etc.)EducationBSEE/ MSEE in EE/ CE with minimum 10 + years of relevant verification experience and looking for a Senior EngineerTap to unmuteIf playback doesnt begin shortly, try restarting your device.More videos on YouTube An error occurred while retrieving sharing information. Please try again later.,

Keyskills :
autocadcad drawingmodeling mechanicalmultiple projects simultaneously rtl designtest cases

Senior Design Engineer 2 Related Jobs

© 2019 Hireejobs All Rights Reserved