hireejobs
Register for Job
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

Senior DFT Engineer

4.00 to 12.00 Years   Hyderabad   26 May, 2020
Micron Semiconductor Asia Pte Ltd
Job LocationHyderabad
EducationNot Mentioned
SalaryNot Disclosed
IndustryConsumer Durables / Electronics
Functional AreaGeneral / Other Software
EmploymentTypeFull-time

Job Description

As an experienced DFT engineer at Micron Technology, Inc., you will be involved with DFT implementation of SoCs.

Successful Candidate will be responsible for architectureimplementation of DFT for zero DPPM GHz SoCs in sub-16nm technology nodes

The engineer will be one point of contact for delivery of test vectors, Scan mode timing closure, and will be front line engineer during product qual.

You will work with a creative and highly motivated design team using state of the art memory technologies.

Successful candidates for this position should have :

  • Exposure to different scan architectures & implementation of such for SoCs.
  • Must have functional & integration knowledge of TAP controllers and JTAG.
  • Hands-on experience with boundary-scan insertion, generation, simulation , including knowledge of memory bistbisrbihr
  • Must be well aware of scan compression and test time reduction
  • Must have basic idea of MBIST algorithms
  • Must know how to write constraints for DFT modes
  • Must know how to merge timing modesmode reduction in collaboration with STA
  • Has prior experience interfacing ATE requirements, tester hand-off languagesTDLWIGLSTILBSDL and must know to drivemodify test procedures.
  • Should have worked directly to close STA in DFT modes.
  • It is highly desirable that candidate should be able to come up with an implementation plan independently given a test plan.
    • Minimum Qualifications:
      • Bachelors of Engineering in E&CElectricalComputer Science
      • A minimum with 4-12 years of physical design experiences Exclusively in DFT
      • A deep understanding of DFT flows for SCANMBISTBSCAN
      • Proficient in writing SDC constructs for DFT modes
      • Proficient with EDA tools from SynopsysCadenceMentor Graphics
      • Proficiency in Tcl and Perl
      • Excellent analytical skills
      • Shown ability to collaborate in a multi-functional environment, cross-site or cross-time zone
        • Preferred Skills:
          • Strong interpersonal skills both written and verbal
          • You are ambitious, goal-oriented, and dedicated
          • Collaborate effectively in a dynamic environment

,

Keyskills :
atpg dft scan core silicon testtimereduction printerfleetmanagement stronginterpersonalskills edatools timingclosure physicaldesign computerscience analyticalskills interpersonalskills it art eda sta perl cl

APPLY NOW

Senior DFT Engineer Related Jobs

© 2019 Hireejobs All Rights Reserved