hireejobs
Register for Job
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

Senior Engineer - AMS Verification

6.00 to 10.00 Years   Hyderabad   14 Sep, 2023
Cyient Limited
Job LocationHyderabad
EducationNot Mentioned
SalaryNot Disclosed
IndustryIT Services & Consulting
Functional AreaGeneral / Other Software
EmploymentTypeFull-time

Job Description

    Cyient is a global engineering and technology solutions company. As a Design, Build, and Maintain partner for leading organizations worldwide, we take solution ownership across the value chain to help clients focus on their core, innovate, and stay ahead of the curve. We leverage digital technologies, advanced analytics capabilities, and our domain knowledge and technical expertise, to solve complex business problems.With over 15,000 employees globally, we partner with clients to operate as part of their extended team in ways that best suit their organization s culture and requirements. Our industry focus includes aerospace and defence, healthcare, telecommunications, rail transportation, semiconductor, geospatial, industrial, and energy.Job Description
    • BE/B.Tech in ECE /M.Tech in VLSI with 6 to 10 years experience in Analog Mixed Signal Verification
    • Very Good experience in Verilog AMS, Verilog-A, WREAL, modeling of Analog blocks
    • Very Good experience in Analog Mixed Signal verification simulation tools
    • Good experience in System Verilog, UVM methodologies
    • Able to train the team members and guide the team in resolving issues
    • Good experience in creating the AMS Verification environment and able to create AMS Verification environment from scratch.
    • Good experience in Gate level netlist simulation
    • Experience in Python, Perl, Shell scripting is added advantage.
    • Good communication and documentation skills
    Skills & Experience AMS Verification, Analog Modeling, Python (Programming Language), Scripting, System Verilog, Verification and Validation, Verilog, Verilog-A Cyient is an Equal Opportunity Employer.Cyient recruits, employs, trains, compensates, and promotes regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender, gender identity or expression, veteran status, and other protected status as required by applicable law. We are proud to be a diverse and inclusive company where our people can focus their whole self on solving problems that matter. ,

Keyskills :
commissioningsiteinspectiontroubleshootingsafety

APPLY NOW

Senior Engineer - AMS Verification Related Jobs

© 2019 Hireejobs All Rights Reserved