hireejobs
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

Staff Engineer, CAD

10.00 to 12.00 Years   Hyderabad   20 Jun, 2020
Job LocationHyderabad
EducationNot Mentioned
SalaryNot Disclosed
IndustryConsumer Durables / Electronics
Functional AreaService / Installation / Repair
EmploymentTypeFull-time

Job Description

(Brief summary of position)You will be part of the team that develops FPGA and FPGA SOC products, which will be used in leading electronic systems. You will be involved in setting up, maintaining, and debugging the Cadence full-custom environment. This includes making customizations to foundry PDK, writing new Cadence PCells, scripting (SKILL, Perl, Python), and customizing Cadence netlisting environment. You need to be familiar with Cadence Database organization and structure. You will participate in the architecture, organization, and development of new CAD flows. You will have an opportunity to learn, understand, and work with integration of Non-Volatile Memory (NVM) technology used in our FPGA and SOC architectures. You will work closely with silicon design engineers, technology development engineers, and foundries to understand construction of new devices.Job Responsibilities: (Bullet point list of primary requirements)

  • In-depth experience with setting up Cadence full-custom design environment (in both Virtuoso 6 & 12).
  • Understanding of 14nm and below process technologies, including FinFet.
  • Experience with Pcell creation, debugging, and migration flows.
  • Work with CDL, hspiceD and Verilog netlisting customizations.
  • In-depth knowledge of Cadence VXL and assist layout engineers resolve VXL issues.
  • Experienced in SKILL/Perl/Python scripting for design automation.
  • Interface with cross-functional teams on various CAD requests.
  • Good communication skills a key requirement for coordinating tasks across all different sites in different time zones.
Job RequirementsRequired Qualifications: (Education and related work experience)
  • BSEE or MSEE and 10+ years of relevant work experience.
  • In-depth experience with setting up Cadence full-custom design environment (in both Virtuoso 6 & 12).
  • Understanding of 14nm and below process technologies, including FinFet.
  • Experience with Pcell creation, debugging, and migration flows.
  • Work with CDL, hspiceD and Verilog netlisting customizations.
  • In-depth knowledge of Cadence VXL and assist layout engineers resolve VXL issues.
  • Experienced in SKILL/Perl/Python scripting for design automation.
  • Interface with cross-functional teams on various CAD requests.
  • Good communication skills a key requirement for coordinating tasks across all different sites in different time zones.
,

Keyskills :
linux android ip automation framework coordinatingtasks communicationskills technologydevelopment cad soc cdl pdk perl fpga design foundry writing verilog silicon adence

Staff Engineer, CAD Related Jobs

© 2019 Hireejobs All Rights Reserved