VIP Verification Engineer

Job Description

Verification IP EngineerBe an integral part of a team that is developing comprehensive verification IPs for interfaces such as PCIe Gen4/Gen5, USB3.2, 400Gigabit Ethernet, DDR5, LPDDR5 and leading coherency protocols like CCIX for use with Questa RTL simulation.Questa verification IP s help design teams find more bugs in less time than conventional simulation techniques.You will specify, implement, test and enhance these verification components for a wide range of end user applications.You will interact with TMEs and Field AEs or directly with customers to deploy or resolve customer issuesJob Qualifications: B.Tech/ M.Tech in electrical engineering or related field from reputed instituteSound knowhow of System Verilog for testbench with exposure to verification methodologies like UVM, VMM etc.Intimate knowledge of one or more standard bus protocols, like PCIe, USB, SATA, NVMe, Flash, DIMM etc.2-8 years of experience in verification engineeringOrganization: Digital IndustriesCompany: Mentor Graphics (India) Private LimitedExperience Level: Mid-level ProfessionalJob Type: Full-time

Keyskills :
verificationuvmdesignfailure analysissystem verilogelectrical engineeringrtlusbbusvmmaessatapcielessflashquestaverilogmentor graphicsips