hireejobs
Register for Job
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

Principal RTL Design Engineer

7.00 to 10.00 Years   Bengaluru / Bangalore   18 Jul, 2023
Cadence Design Systems (India) Private Limited
Job LocationBengaluru / Bangalore
EducationNot Mentioned
SalaryNot Mentioned
IndustryEngineering & Design,Engineering / Procurement / Construction
Functional AreaEngineering - Electronics /Communication, Manufacturing /Engineering /R&D
EmploymentTypeFull-time

Job Description

Principal RTL Design EngineerAbout the job At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

  • Design & synthe for a complex SerDes IPs in various technology nodes (> 100G rates)
  • Work with Analog design teams to co-develop algorithms, feedback design loops as well as high speed critical digital circuits
  • Good understanding of working with signal processing IPs in terms of knowing calibrations, PLLs, dividers, FIFO design and reset distribution
  • Proficient in RTL coding, DSP datapath designs as well as control FSM ensuring timing closures at 2GHz and above at lower geometry nodes
  • Very good in understanding and defining timing constraints and critical high speed path timing closure working with BE teams
  • General flow understanding of various stages and steps involved in Serdes design flow will be a huge plus including AMS modelling and SV RNM verification.
  • Good knowledge of functional (analog BIST, eye-surf) and structural DFT (Bscan, Scan etc..) for high speed PHY IPs will be a plus.
  • Work closely with analog and validation teams to bring up silicon and fine tune and debug performance issues at high speed
  • Strong knowledge on complete Implementation flows and rigorous checks before delivery to other teams or customers ex- LINT, SDC, CDC, DFT, Low power and trial PnR
Were doing work that matters. Help us solve what others cant.

Keyskills :
RTL CodingRtl DesignRTLDSP datapath design

APPLY NOW

Principal RTL Design Engineer Related Jobs

© 2019 Hireejobs All Rights Reserved