| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Oil & Gas Jobs |
| Banking Jobs |
| Construction Jobs |
| Top Management Jobs |
| IT - Software Jobs |
| Medical Healthcare Jobs |
| Purchase / Logistics Jobs |
| Sales |
| Ajax Jobs |
| Designing Jobs |
| ASP .NET Jobs |
| Java Jobs |
| MySQL Jobs |
| Sap hr Jobs |
| Software Testing Jobs |
| Html Jobs |
| Job Location | Noida |
| Education | Not Mentioned |
| Salary | Not Disclosed |
| Industry | Manufacturing |
| Functional Area | Embedded / System Software,General / Other Software |
| EmploymentType | Full-time |
Introduction.The position is an exciting opportunity to be part of a flexible and dynamic team in the growing markets of mixed signal chips with signal processing IPs, ARM processor and AMBA bus interface like Wireless Chargers, Bluetooth, PMIC etc. used in Mobile, Tablets, Microcontrollers etc. The role works within the digital design team with the aim to create an efficient Digital Design.Job scope.Work at SOC level design.Creation of Microcontroller based Architecture and SOC RTL codeIntegration of IPs into a SOCIntegration of AMBA buses (AHB, APB, AXI) into a SOCPlanning UPF flow, Low power Flow, Power aware simulations.Planning of Boot simulations and Cosimulations (SW-HW)CDC/RDC/LINTVerification of architecture using Matlab/Simulink and toolboxes.Launching HLS and HLV platforms like Catapult.Launching Synthesis, Scan insertion, ATPG.STA.To manage the development of a SOC from Specs to pg tape, to Maturity, to Production.Design of SoC covering microarchitecture definition, propose digital solutions meeting customer s specification/requirements.Leading SoC front-end development activities while closely engaging with cross-functional teams, like digital verification, TEST engineers, PD engineers, Application team, Validation Team, etcWork actively with product teams to drive performance, area, and power optimization.Risk ManagementTo manage the development of an FPGA in parallelSchedule preparation at SOC level together with the Program Management and adherence to execution plan.Reporting to the Customer and Division management.To lead intermediate Design Reviews with the customer (Kickoff, Intermediate Design Reviews, Final Design Reviews) and frequent status calls., Masters in Electronics Engineering (a relevant experience with minimum 4 years in asemiconductor or high technology R&D environment would be appreciated)Good Knowledge of Microcontrollers (possibly ARM) based Architectures, AMBA bus protocols, Peripherals, Boot, OTP, NVM, RAM, ROM, BIST, JTAGAbility to lead a SOC from Specifications to Production, to Product End of lifeAbility to interface with cross-functional teams from New Product Proposal to Product End of lifeGood Knowledge of RISC-V architectures would be appreciated.Good Knowledge of most popular technologies (065u, 045u, 032u, 028u, 014u)Good Experience in Hardware Design Language (such as VHDL or Verilog).Good Experience in CDC, RDC, LINTGood Experience in Synthesis, Scan Insertion, ATPG.Some exposure to Physical Design, including Power analysis, Clock tree Synthesis, Physical ChecksSome exposure to Power Aware, Low power and UPF methodology.Some knowledge of tools porting from Verilog RTL into C++ would be appreciated.Some exposure to Scripting languages (PERL, TCL, PYTHON)Proficient in Static Timing AnalysisGood communication and written skills in English.Able to work in a multi-cultural team.Strong analytical and problem-solving skill.Able to keep up with fast moving new design methodology.
Keyskills :
adobe photoshoparm processormixed signaladobe dreamweaverhardware designhtml 5memory testsignal processingadobe illustratordigital designpower analysisscan insertionclock tree synthesiscss3physical design