Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Oil & Gas Jobs |
Banking Jobs |
Construction Jobs |
Top Management Jobs |
IT - Software Jobs |
Medical Healthcare Jobs |
Purchase / Logistics Jobs |
Sales |
Ajax Jobs |
Designing Jobs |
ASP .NET Jobs |
Java Jobs |
MySQL Jobs |
Sap hr Jobs |
Software Testing Jobs |
Html Jobs |
Job Location | Noida |
Education | Not Mentioned |
Salary | Not Disclosed |
Industry | Consumer Durables / Electronics |
Functional Area | Service / Installation / Repair |
EmploymentType | Full-time |
Preferred Qualifications Hands on experience on UVM methodology and System Verilog assertions Familiarity with advanced low power techniques and tools such as UPF, CLP and power aware DV Proficiency in Verilog/System Verilog coding, verification techniques, and scripting language, such as: Perl, Python, Tcl, and Make etc. Good understanding of SoC architecture/micro-architecture. Strong debugging capabilities at simulation, including ability to design novel debug experiments. Collaborate closely with cross-function team to research, design and implement performance and power management strategy for product roadmap Education Requirements Preferred: Masters of Science degree in Computer Engineering, Computer Science, or Electrical Engineering, and/or prior industry experience.Required: Bachelors of Science degree in Computer Engineering, Computer Science, or Electrical Engineering.Preferred: Masters of Science degree in Computer Engineering, Computer Science, or Electrical Engineering, and/or prior industry experience. Keywords Low Power verification, Verification, Emulation, EDA, UPF1.0, UPF2.0 OVM, UVM, Electronic Design Verification, VHDL, Verilog, Perl, Python, Tcl, C/C++,
Keyskills :
edatools systemverilog formalmethods computerscience powermanagement designverification VHDL Verilog Perl Python Tcl