hireejobs
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

Principal Verification Engineer

5.00 to 15.00 Years   Pune   01 Apr, 2024
Job LocationPune
EducationNot Mentioned
SalaryNot Disclosed
IndustryIT - Hardware / Networking
Functional AreaNot Mentioned
EmploymentTypeFull-time

Job Description

    About MarvellMarvells semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.Your Team, Your ImpactCost-Center: 57_5177 Flash IP Design/VerificationWhat You Can Expect Develop and maintain verification environment in UVM (Universal Verification Methodology) Define and review verification test plan with architecture team and design team Verify the design with directed and constraint random functional parameters Maintain regression and debug test failures with designers Report and. analyze verification coverage of design features and parameters Drive the verification to reach coverage target Take responsibility in the verification of blocks, sub-systems and top-level environment.What Were Looking For Bachelors degree in Computer Science, Electrical Engineering or related fields and 8-15 years of related professional experience. Masters degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience. Hands-on experience on using Verilog, System Verilog and UVM (Universal Verification Methodology) Good scripting skills in languages such as Perl, Tcl, or Python. Experience in PCIe and NVMe is a plus Knowledge of AXI and AHB is a plus Good verbal and written communication skills in EnglishAdditional Compensation And Benefit ElementsWith competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. Were dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what its like to work at Marvell, visit our Careers page.,

Keyskills :
VerilogSystem VerilogUVMPerlPythonPCIeAXIAHBTcl

Principal Verification Engineer Related Jobs

© 2019 Hireejobs All Rights Reserved