hireejobs
Register for Job
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

Physical Design - Memory Team

2.00 to 4.00 Years   Bangalore   26 Jul, 2022
Samsung India
Job LocationBangalore
EducationNot Mentioned
SalaryNot Disclosed
IndustryConsumer Durables / Electronics
Functional AreaOperations Management / Process Analysis
EmploymentTypeFull-time

Job Description

    Position Summary Role and Responsibilities Job-responsibilities:
    • Complex SOC Top Physical Implementation for next generation SOCs in area of mobile application processors, modem sub-systems and connectivity chips by means of Synthesis , Place and Route, STA , timing and physical signoffs
    • Hands on experience doing physical design and timing closure of complex blocks and full-chip designs.
    • Experience in top level floor planning including partition shaping and sizing, pin placement, channel planning, high speed signal and clock planning and feed-through planning is a plus.
    • Should have strong understanding of timing, power and area trade-offs and optimization of PPA.
    • Power user of industry standard tools (ICC/DC/PT/VSLP/Redhawk/Calibre/Formality) and able to understand their capabilities.
    • Should have solid understanding of scripting languages such as Perl/Tcl and implementation flows.
    • Experience with large SOC designs (>20M gates) with frequencies in excess of 1GHZ .
    • Expertise in block level and full-chip SDC clean up, Synthesis optimization , Low Power checking and logic equivalence checking.
    • Familiar with deep sub-micron designs (8nm/5nm) and associated issues (manufacturability, power, signal integrity, scaling).
    • Familiar with typical SOC issues such as multiple voltage and clock domains, ESD strategies, mixed signal block integration, and package interactions.
    • Familiar in hierarchical design, top-down design, budgeting, timing and physical convergence.
    • Good understanding of Physical Design Verification methodology to debug LVS/DRC issues at chip/block level.
    • Should have gone through recent successful SOC tape-outs.
    Skills and Qualifications * Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here .,

Keyskills :
channel planningtiming closurephysical designsignal integrityfloor planning

APPLY NOW

Physical Design - Memory Team Related Jobs

© 2019 Hireejobs All Rights Reserved