hireejobs
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

REQ Design RTLSOCIPSTASynthesis Engineer ( Experience 2 10 yr

2.00 to 7.00 Years   Bangalore   07 Apr, 2020
Job LocationBangalore
EducationNot Mentioned
SalaryRs 12 - 22 Lakh/Yr
IndustryConsumer Durables / Electronics
Functional AreaGeneral / Other Software
EmploymentTypeFull-time

Job Description

Design RTL-SOC-IP-STA-Synthesis Engineer ( Experience 2- 10 yrs )MULTIPLE Positions ranging from Junior to Lead Engineer. Sound experience in RTL Design is REQUIRED ranging from 2 to 8 Years. The open Design positions in different teams are:- 1.CPU Design (CPUSS)/ ASIC Design / SOC Design / GPU Design 2.Component Design / IP Design 3.Logic Design / Micro-Architecture 4.Synthesis/STA 5.Modem Design 6.Low-Power Design And many more. The selected candidate will have the following responsibilities: Block level RTL (Verilog or System Verilog) design from micro-architecture level specifications. Implementation of Low power logic, targeting power, performance, area, and timing goals. Linting, CDC, LEC and preferably Low Power check tools to implement design and check design quality Work with Design Verification team on block and top-level functional/gate level verification and code coverage, including Power aware debug. ,

Keyskills :
rtldesign asicdesign codecoverage designverification ip soc rtl lec cdc design timing performance gpu RTLCoding NCSim AMBAAHB TimingClosure Primetime RTLVerification sic

REQ Design RTLSOCIPSTASynthesis Engineer ( Experience 2 10 yr Related Jobs

© 2019 Hireejobs All Rights Reserved