hireejobs
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

Require for the Physical design Engineer ( Automatic Placement and Route)

3.00 to 5.00 Years   Bangalore   01 Aug, 2022
Job LocationBangalore
EducationNot Mentioned
SalaryNot Disclosed
IndustryIT - Software
Functional AreaGeneral / Other Software
EmploymentTypeFull-time

Job Description

    Job ID: JRhidden_mobileJob Category: EngineeringPrimary Location: Bangalore, KA INOther Locations:Job Type: Experienced HirePhysical design Engineer ( Automatic Placement and Route) Job Description Design Enablement team at India, is part of Technology Development group, having charter to develop methodology for advance process nodes, providing opportunity to be, among the first one to work on latest technology. This role is for experienced Individual contributor for Physical design of digital blocks, using Synthesis -Automatic Placement and Route flow, from RTL to GDS , including sign off for Timing, Reliability and Layout verification. Candidate will be responsible for, constraint development, flow optimization to meet design requirements, by working with RTL developers, CAD team and EDA vendors, he/she will be owning implementation of block and ensuring to sign off, meeting all design specificationsQualifications Candidate must have 3+ years of relevant experience with Masters degree (M.Tech/MS) in Microelectronics/ Electronics Engineering or equivalent qualification from reputed institute. Candidate should have worked on block closure using industry standard tool for SAPR flow. He should have good knowledge of Floor planning, Power planning, Placement, Clock Tree Synthesis and Routing. Candidate should have good understanding of timing concepts and expected to analyze the constraint used for design and its impact on timing closure. He/ She should have worked on Layout closure for the blocks ensuring DRC, LVS, density and Antenna requirements are met as per specification. He/ She should have good knowledge of VLSI, Digital electronics and understanding of semiconductor devices, circuits, timing closure of design. Understanding of fabrication and process technology will be added advantage. Any scripting language experience, like perl, TCL, python would be plus point. He / She should have good analytical, problem-solving skill for debugging issues faced at work. He / She should have proactive and transparent communication. He /She should be good team player as role requires to work in collaborative environment with teams in other domains and GeosInside this Business Group As the worlds largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore s Law to bring smart, connected devices to every person on Earth.Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.Legal Disclaimer:Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at www.jobs.intel.com and not fall prey to unscrupulous elements.INExperienced HireJRhidden_mobileBangaloreTechnology and Manufacturing,

Keyskills :
floor planningdrcroutingtiming closurephysical designproblem solvingconnected devicesprocess developmentproject administrationtechnology developmentelectronics engineering

Require for the Physical design Engineer ( Automatic Placement and Route) Related Jobs

© 2019 Hireejobs All Rights Reserved