| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Oil & Gas Jobs |
| Banking Jobs |
| Construction Jobs |
| Top Management Jobs |
| IT - Software Jobs |
| Medical Healthcare Jobs |
| Purchase / Logistics Jobs |
| Sales |
| Ajax Jobs |
| Designing Jobs |
| ASP .NET Jobs |
| Java Jobs |
| MySQL Jobs |
| Sap hr Jobs |
| Software Testing Jobs |
| Html Jobs |
| Job Location | Bangalore |
| Education | Not Mentioned |
| Salary | Not Disclosed |
| Industry | IT - Hardware / Networking |
| Functional Area | TestingGeneral / Other Software |
| EmploymentType | Full-time |
Senior Verification Engineer Bengaluru , BhubaneswarDetails Job Description Responsible for feature list development and development of verification plan. Able to individually contribute to the development of testbench and testcase development. Responsible for writing required documentation on testbenches and / or testplans. Responsible for debugging the design and follow ups till resolution. Able to own and drive product development leading a team of 2 - 3 junior engineers. Education / Industry Experience Bachelors / Masters: Expected experience is a minimum of 5+ years in the relevant area. Relevant Experience Associated with Verification especially using industry standard protocols & methodology Can be ASIC or SOC verification sign off (full verification cycle) for at least 2 projects. Can be IP development for at least 2 projects. Can be VIP development: at least fully handled 2 VIP developments Desirable experience: Any two of the following protocols: USB , PCI Express , SATA , AMBA Languages: Hands on experience with System Verilog , UVM & Verilog at a minimum. Should have used Object Oriented Programming in the projects worked on. Experience with Emulation and prototyping will be an added advantage Location: Bengaluru , BhubaneswarBachelors / Masters: Expected experience is a minimum of 5+ years in the relevant area. Languages:Hands on experience with System Verilog , UVM & Verilog at a minimum. Should have used Object Oriented Programming in the projects worked on.,
Keyskills :
uvm aix arm billing object systemverilog socverification productdevelopment ip soc usb pci vip asic sata amba design writing verilog entedprogramming