hireejobs
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

Sr Member Technical Staff II CAD Engineering

3.00 to 5.00 Years   Bangalore   30 Mar, 2020
Job LocationBangalore
EducationNot Mentioned
SalaryNot Disclosed
IndustryCement / Building Material
Functional AreaGeneral / Other Software
EmploymentTypeFull-time

Job Description

At Rambus , we are turning incredible possibilities into everyday reality by helping to deliver the innovations that greatly impact the world we live in. We create leading - edge semiconductor and IP products , spanning memory and interfaces to security to smart sensors. Our products are integrated into tens of billions of devices and systems around the globe , running critical applications for Big Data , Internet of Things (IoT) , mobile , consumer and media platforms. And our history runs deep - we have been in Silicon Valley for 25 years and are continually anticipating key technology trends and are developing innovations that drive market changes. From a pure IP provider to becoming a fabless chipmaker , Rambus is evolving to address critical challenges in the semiconductor industry. As a dynamic organization , we are always seeking to hire exceptional talent to join some of the brightest inventors and engineers in the world to explore their passions to develop products that have real life impact. As well , Rambus benefits are among the most comprehensive and competitive in Silicon Valley. Responsibilities Responsible for PDK evaluation , setup , customization and flows definition Drive and implement specific Digital Design Automation (DDA) flows such as Synthesis , PNR , STA , LEC , Clock Tree , color aware and DPT / MPT design Parasitic Extraction for cell level flow , extraction corners Physical verification like DRC / LVS / DFM checks Knowledge and hands - on experience in handling RTL , Verilog , LEF , DEF , .LIB , GDS , CDL and SDC Standard cell libraries , IO cells and IO ring , Electrical verification like IREM (Apache Redhawk) Digital on Top and block builds (Digital) in Analog Mixed Signal Design Drive Testchip / SOC implementation interfacing between Digital and Analog / Mixed signal IPs Develop flows automation , methodologies , PDK customizations to improve productivity and efficiency Interface with custom CAD engineer on PDK and flows required for DDA flow Debug flow issues and tapeout support to PD Design teams for synthesis , PNR , STA , LEC , LVS , DRC , PERC and IREM Maintain DDA CAD infrastructure , CAD project environment and participate in chip finishing / tapeout tasks Qualifications Good knowledge Synthesis , PNR flow and RTL - to - GDS Design and Development in Cadence Innovus and Synopsys ICC environment , SpyGlass Physical verification in Mentor Calibre environment STA in Primetime and Liberate tool environment Experience in CTS , STA of complex data / clock path , PVT corners , AOCV / POCV de - rates Understanding of DFT interface and modes in PNR is a plus Good knowledge on EDA Tools and Methodologies in Digital Design and Development flow Good understanding of standards and formats like Verilog , LEF , DEF , SPEF , GDS , OA , .LIB , etc. Good knowledge on scripting skills - PERL , TCL , C - Shell , Python , Makefile scripts etc. Good knowledge on Data management aspects using ICManage / Perforce / SVN etc. Good knowledge of advanced process nodes such as 14nm / 10nm / 7nm finfet technologies Understanding of Analog Mixed Signal Design flows and methodologies is a plus Understanding of LSF cluster , Job submission and monitoring is a plus Understanding of tool License features and basic license status monitoring is a plus Rambus offers a competitive compensation package , which includes a strong base salary , bonus , equity , matching 401(k) , employee stock purchase plan , comprehensive medical and dental benefits , time - off program and gym membership. Rambus creates cutting - edge semiconductor and IP products , spanning memory and interfaces to security , smart sensors and lighting. Our chips , customizable IP cores , architecture licenses , tools , services , training and innovations improve the competitive advantage of our customers. We collaborate with the industry , partnering with leading ASIC and SoC designers , foundries , IP developers , EDA companies and validation labs. Our products are integrated into tens of billions of devices and systems , powering and securing diverse applications , including Big Data , Internet of Things (IoT) , mobile , consumer and media platforms. At Rambus , we are makers of better. For more information about Rambus , visit rambus. For additional information on life at Rambus and our current openings , check out rambus / careers / .,

Keyskills :
java linux environment internetofthings mixedsignaldesign bigdata edatools mixedsignal standardcell signaldesign digitaldesign datamanagement technologytrends parasiticextraction physicalverification competitiveadvantage projectadminist

Sr Member Technical Staff II CAD Engineering Related Jobs

© 2019 Hireejobs All Rights Reserved