| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Oil & Gas Jobs |
| Banking Jobs |
| Construction Jobs |
| Top Management Jobs |
| IT - Software Jobs |
| Medical Healthcare Jobs |
| Purchase / Logistics Jobs |
| Sales |
| Ajax Jobs |
| Designing Jobs |
| ASP .NET Jobs |
| Java Jobs |
| MySQL Jobs |
| Sap hr Jobs |
| Software Testing Jobs |
| Html Jobs |
| Job Location | Bangalore |
| Education | Not Mentioned |
| Salary | Not Disclosed |
| Industry | IT - Software |
| Functional Area | Embedded, VLSI,Embedded / System Software |
| EmploymentType | Full-time |
Title Static Timing Analysis (STA) Bangalore 3-5yrs Exp Salary As per Industry standardsApply NowCategories Embedded JobsSalary As per Industry StandardsTotal Yrs Of Experience Required 3-5yrsJob Location BangaloreJob Description Synthesis and STAPlacement/Power aware synthesis using Synopsys & Cadence tools (DCG/NXT/FC, Genus)Constraints development, Formal Verification, Static Timing Analysis & timing closureWork closely with physical design team, design team and other cross-functional teamsSkills/Experience:3 to 5 years of experience in synthesis, STA and timing closureExposure to safety protocolsProficiency with Synopsys DC & PT tools and Verilog/VHDL is a mustGood knowledge of IO interfaces like DDR is preferredExperience in Perl, TCL and shell scripting is desirableHigh-speed and Low-power area optimized hardmacro implementation Primary tasks include writing timing constraints, synthesis, formal verification, CLP, Primetime, PTPX, Func and timing ECO Optimize datapath design for low-area, low-power and high-speed using advanced features in synthesis such as MCMM, SAIF, multibit mapping etc.Optimize PPA using the right tool options and stdcell libraries / memories Handle complex digital blocks with 1M-5M gates in advanced FinFET process nodes.This candidate will work closely with RTL, DFT and PD teams to converge on area, timing, power and testability to close timing in sub-micron technologies (from 28nm to 10nm).Should be able to work on netlist level ECOs manually or with conformal ECO tool.The candidate should also possess automation skills and be well versed in scripting languages (perl, TCL, shell, python) Strong communication skills to work with design teams worldwide, good team player and be a self-starter
Keyskills :
ppaverilogvhdlecosdftstaformal verificationsynthesisrtlperlstatic timing analysisphysical designclpshell scriptingddrtiming closuretiming analysisecodesigntcltiming constraints